Optimization of the size of control memory of compositional microprogram control units

• Autorzy: Barkalov A. , Titarenko L. , Kołopieńczyk M.
• Języki publikacji: EN

Abstrakty

EN

The article presents an overview of design methods of compositional microprogram control units with codes sharing and some their modifications are proposed. Presented methods are based on application of a special address transformer, which generates microinstruction addresses using addresses represented by pairs <code of operational linear chain, code of component>. The design of microprogram control unit shall result in keeping the control memory size as small as possible. An example of proposed method application is given.

Słowa kluczowe

EN

flow-chart of algorithm; compositional microprogram control unit (CMCU); Codes Sharing; operational linear chains

• Wydawca: Wydawnictwo Politechniki Częstochowskiej
• Czasopismo: Informatyka Teoretyczna i Stosowana
• Rocznik: 2006
• Tom: R. 6, nr 10
• Strony: 27--40
• Opis fizyczny: Bibliogr. 16 poz., rys., tab.

Twórcy

autor

Barkalov A.

autor

Titarenko L.

autor

Kołopieńczyk M.

• Institute of Computer Engineering and Electronics, University of Zielona Góra Podgórna 50, 65-246 Zielona Góra

Bibliografia

• [1] De Micheli G., Synthesis and Optimization of Digital Circuits, McGraw Hill, New York 1994.
• [2] Barkalov A. A., Synthesis of Control Units on PLDs, DonNTU, Donetsk 2002 (in Russian).
• [3] Grushnitsky R., Mursaev A., Ugrjumov E., Development of systems on chips with programmable logic, SPb: BHV, Petersburg 2002 (in Russian).
• [4] Brown S., Vernesic Z., Fundamentals of Digital Logic, McGraw Hill, New York 2000.
• [5] Iwai H., Future CMOS Scaling, Proceedings 11th International Conference Mixed Design of Integrated Circuits and Systems, Szczecin 2004.
• [6] Jenkins J., Design with FPGAs and CPLDs, Prentice Hall, New York 1994.
• [7] Maxfield C., The Design Warrior's Guide to FPGAs, Amsterdam, Elsevier 2004.
• [8] Luba T., Synteza układów cyfrowych. Praca zbiorowa pod redakcją T. Łuby, WKŁ, Warszawa 2003.
• [9] Sasao T., Switching Theory for Logic Synthesis, Kluwer Academic Publishers, 1999.
• [10] Barkalov A.A., Principles of optimization of logical circuit of Moore finite-state machine, Cybernetics and System Analysis 1998, 1.
• [11] Baranov S., Logic Synthesis for Control Automata, Kluwer Academic Publishers, 1994.
• [12] BarkaLov A., Węgrzyn M., Design of Control Units with Programmable Logic, Zielona Góra 2006.
• [13] Salcie Z., VHDL and FPGAs in digital systems design, prototyping and customization, Kluwer Academic Publishers, 1998.
• [14] Kania D., Synteza logiczna przeznaczona dla matrycowych struktur programowalnych typu PAL, Zeszyty Naukowe Politechniki Śląskiej, Gliwice 2004.
• [15] Barkatov A., Wisniewski R., Optimization of compositional microprogram control unit with elementary operational linear chains, Control Systems and Computers 2004, 4.
• [16] Solovjev V., Design of digital systems using the programmable logic integrated circuits, Moscow, Hot line - Telecom, 2001 (in Russian).