PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

Design of Highly Linear Tunable CMOS OTA Using a Linearizing Differential Pair in the Output Stage

Wybrane pełne teksty z tego czasopisma
Identyfikatory
Warianty tytułu
Języki publikacji
EN
Abstrakty
EN
An analytical method based on the standard square-law MOS modelling for the design of highly linear, fully differential CMOS operational transconductance amplifier (OTA) is presented. The proposed circuit implementation combines a cross-coupled quad cell with a source-coupled differential pair, as well as the current mirror technique. As a result, improved linearity of the developed OTA over the large tuning range is obtained. SPICE simulations show that for 0.5 mm HP AMOS14TB process (MOSIS) with a 2.5V power supply. Total Harmonic Distortion (THD) at 2.5Vpp is less than 0.2%. The dynamic range is equal to 77dB at power consumption 6.6mW.
Rocznik
Strony
197--211
Opis fizyczny
Bibliogr. 18 poz., 9 rys., 2 tab.
Twórcy
autor
  • Technical University of Gdańsk, Faculty of Electronics, Telecommunications and Infor matics, Narutowicza 11/12, 80-952 Gdańsk, Poland (Wydział Elektroniki, Telekomunikacji i Informatyki, Politechnika Gdańska)
  • Technical University of Gdańsk, Faculty of Electronics, Telecommunications and Infor matics, Narutowicza 11/12, 80-952 Gdańsk, Poland (Wydział Elektroniki, Telekomunikacji i Informatyki, Politechnika Gdańska)
Bibliografia
  • [1] R.L. Geiger, E. Sanchez-Sinencio, Active filter design using operational transconductance amplifiers: A tutorial, IEEE Circuit and Devices Mag., 1 (1985) 20-32.
  • [2] Y.P. Tsividis, Integrated continuous-time filter design – an overview, IEEE J. Solid-State Circuits, 29 (1994) 166-176.
  • [3] A.P. Nedungadi, T.R. Viswanathan, Design of linear CMOS transconductance elements, IEEE Trans. Circuits Syst., CAS 31 (1984) 831-834.
  • [4] A. P. Nedungadi, R.L. Geiger, High frequency voltage controlled continuous time low-passfilter using linearised CMOS integrators, Electron. Lett., 22 (1986) 729-731.
  • [5] M.I. Ali, M. Howe, E. Sanchez-Sinencio, J. Ram rez-Angulo, A BiCMOS low distortion tunable OTA for continuous-time filters, IEEE Trans. Circuits Syst.-I, 40 (1993) 43-49.
  • [6] H. Khorrambadi, P. R. Gray, High-frequency continuous-time filters, IEEE J. Solid-State Circuits, 19 (1984) 939-947.
  • [7] F. Krummenacher, N. Joehl, A 4-MHz CMOScontinuous-time filter with on-chip automatic tuning, IEEE J. Solid-State Circuits, 23 (1988) 750-758.
  • [8] J.M. Khoury, Design of a 15-MHz CMOScontinuous-time filter with on-chip tuning, IEEE J. Solid-State Circuits, 26 (1991) 1988-1997.
  • [9] Z. Wang, W. Guggenbuhl, A voltage-controllable linear MOS transconductor using bias offset technique, IEEE J. Solid-State Circuits, 25 (1990) 315-317.
  • [10] R. Alini, A. Baschirotto, R. Castello, 8-32 MHz tunable BiCMOS continuous-time filter for high-frequency applications, IEEE J. Solid-State Circuits, 27 (1992) 1905-1915.
  • [11] P. Wu, R. Schaumann, S. Szczepanski, A CMOS OTA with improved linearity based on current addition, in Proc. IEEE Int. Symp. Circuits and Systems, (1990) 2296-2299.
  • [12] P. Wu, R. Schaumann, W.R. Daasch, A 20 MHz fully-balanced transconductance-C filter in 2mm technology, in Proc. IEEE Int. Symp. Circuits and Systems, (1993) 1188-1191.
  • [13] S. Szczepanski, A. Czarniak, P. Gebacki, Synthesis of CMOS transconductance amplifiers with linearised transfer characteristics, in Proc. National Conf. Circuit Theory and Electronic Networks, (1990) 223-228.
  • [14] S. Szczepanski, J. Jakusz, R. Schaumann, A linearfully balanced CMOS OTA for VHF filtering applications, IEEE Trans. Circuits Syst.-II, 44 (1997) 174-187.
  • [15] J. Glinianowicz, J. Jakusz, S. Szczepanski, Y. Sun, High frequency two-input CMOS OTA for continuous-time filter applications, IEE Proc.-Circuits Devices Syst., 147, 1, (2000) 13-18.
  • [16] R.L. Geiger, P.E. Allen, N.R. Strader, VLSI design techniques for analog and digital circuits, New York: McGraw-Hill, 1990.
  • [17] K.R. Laker, W.M.C. Sansen, Design of Analog Integrated Circuits and Systems. New York: McGraw-Hill, 1994.
  • [18] S. Kozieł, S. Szczepański, Design of linear CMOS OTA using a current addition/subtraction technique, Quarterly of Electronics and Telecommunications, 47, 1, (2001) 121-133.
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-article-BPG1-0010-0046
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.