Mixed signal correlator with extended DPCM characteristics

• Autorzy: Lutowski Z.
• Języki publikacji: EN

Abstrakty

EN

Correlation analysis (CA) of PCM signals permits to achieve high accuracy results at the expense of the use of multibit multiplication units. The use of mixed signal representation (PCM-DPCM) using quantization steps with multiplication factor equal to power of 2 permits to substitute multiplication with shift operations. To improve calculation accuracy addition and subtraction operations are introduced. General system structure and generation alghoritm are proposed.

Słowa kluczowe

EN

correlator; mixed signal; DPCM

• Wydawca: Instytut Telekomunikacji i Informatyki Uniwersytetu Technologiczno-Przyrodniczego w Bydgoszczy
• Czasopismo: Image Processing & Communications
• Rocznik: 2009
• Tom: Vol. 14, no 1
• Strony: 35--42
• Opis fizyczny: Bibliogr. 6 poz., rys.

Twórcy

autor

Lutowski Z.

• University of Technology and Life Sciences, Institute of Telecommunication, Kaliskiego 7, 85-791 Bydgoszcz,

Bibliografia

• [1] Pogribny W., Rajs A.,”Optimization of DM coders algorithms with the use of steps with multiplication factor equal to power 2.”, Proceedings of the 6-th Intern. Conf. MIXDES’1999, pp.399-404.
• [2] R. K. Otnes, L. Enochson, “Applied Time Series Analysis”, John Wiley and Sons, New York - Chichester - Brisbane - Toronto, 1978.
• [3] W. Pogribny, I. Rozhankivsky, Z. Drzycimski, A. Milewski “Differential correlation analysis of short time series”, Algorithms, Devises, and Systems for Optical Information Processing III, ahram Javidi, Demetri Psaltis, Editiors. - Proceedings of SPIE, Vol. 3804.- The Int. Socie. for Optical Engineering, Bellingham, Washington, U.S.A. 1999.- pp. 224-232.
• [4] W. Pogribny, I. Rozhankivsky, Z. Lutowski, T. Marciniak, B. Marciniak, T. Leszczyński “Correlator structures with use of modified DPCM”, - 10-th International Conference Mixed Design of Integrated Circuits and Systems, Łódź 2003.
• [5] Avizienis, A., Signed-Digit Number Representations for Fast Parallel Arithmetic, IRE Transactions on Electronic Computers, EC-10, pp. 389-400, 1961.
• [6] Y.C. Lim, B. Liu, J.B. Evans, VLSI Circuits For Decomposing Binary Integers Into Signed Power-Of-Two Terms, IEEE International Symposium on Circuits and Systems, Vol. 3, 1990.