Fuzziness and constraints programming for AGVs system control

• Autorzy: Bocewicz G. , Bach I. , Banaszak Z.
• Języki publikacji: EN

Abstrakty

EN

The subject matter of the study is a deadlock-free supervisory control for the automated guided vehicles (AGV) that operate in a common workspace of a flexible manufacturing system (FMS). An AGV provides load/unload services to some workstations while moving along a cyclic transportation route. So, since transport and service operations are repetitive, hence the transport processes considered are modeled as a system of cyclic concurrent processes sharing common traveling intervals with mutual exclusion. The processes execution has to guarantee the collision-free and deadlock free AGVs flow. In this paper the problem of determination of the rules coordinating access of the vehicles to the shared travel route intervals, ensuring the collision-free and deadlock-free execution of the repetitive processes was reduced to determination of the sufficient conditions assumed be a pair (an initial state, a set of dispatching rules). In particular the problem of searching for a pair is defined in the form of the constraint satisfaction problem (CSP) and is solved with use of the logic programming techniques. Proposed approach provides the framework allowing one to take into account both: distinct (pointed), and imprecise (fuzzy) data, in a unified way and treated in a unified form of discrete CSP. The approach considered regards of the logic-algebraic method based and CP-driven methodology aimed at interactive decision making based on distinct and imprecise data. The illustrative examples are provided.

Słowa kluczowe

EN

knowledge engineering; constraints logic programming; fuzzy sets; deadlock avoidance; scheduling

• Wydawca: Oficyna Wydawnicza Politechniki Wrocławskiej
• Czasopismo: Systems Science
• Rocznik: 2007
• Tom: Vol. 33, no 1
• Strony: 27--38
• Opis fizyczny: Bibliogr. 29 poz., rys., wykr.

Twórcy

autor

Bocewicz G.

autor

Bach I.

autor

Banaszak Z.

• Technical University of Koszalin, Department of Computer Science and Management, 75-453 Koszalin, Poland,

Bibliografia

• [1] Abrams M., Doraswamy N., Mathur A., Chitra: Visual analysis of parallel and distributed programs in the time, event, and frequency domains, IEEE Trans. Parallel and Distrib. Syst., Vol. 3, No. 6, 1992. pp. 672-685.
• [2] Aliev R.A., Aliev R.R., Soft computing and its applications, World Scientific, Singapore 2001.
• [3] Banaszak Z., Krogh B., Deadlock avoidance in flexible manufacturing systems with concurrently competing process flows, IEEE Trans. Robot. Automat., Vol. 6, No. 6. December 1990, pp. 724-734.
• [4] Banaszak Z., Zaremba M., Muszyński W.. CP-based decision making for SME, Preprints of the 16th IFAC World Congress, (P. Horacek, M. Simandl, P. Zitek (eds.), DVD. Prague, Czech Republic, 2005.
• [5] Banaszak Z.A., Polak M., Majdzik P., Towards concurrent processes prototyping. Preprints of the 27th IFAC/IFIP/IEEE Workshop on Real-Time Programming, May 14—17, 2003, Lagow, Poland, pp. 71-76.
• [6] Bartak R., Incomplete Depth-First Search Techniques, [in:] A Short Survey, Proc. 6th Workshop on Constraint Programming for Decision and Control, (J. Figwer (ed.)), 2004, pp. 7-14.
• [7] Bellman R.E., Giertz M., On the analytical formalism of fuzzy sets, Information Sciences, 5, 1975, pp.149-156.
• [8] Bocewicz G., Wójcik R., Banaszak Z., Scheduling of AGV systems under access restrictions to shared resources of the ESP (logic-algebraic model), Proc. National Conf. Robotics (K. Tchoń (ed.)), WKŁ, Wroclaw. 2006, pp. 149-163.
• [9] Bossung W., Huss S.A.. Cyclic process nets as a high-level behavioral specification model for embedded systems synthesis, Proc. IEEE Comp. Society, Workshop on VLSI ‘98, System Level Design, April 1998, pp. 116-121.
• [10] Bubnicki Z., Introduction to Expert Systems, PWN, Warsaw 1990.
• [11] Bubnicki Z., Learning processes and logic-algebraic method for the systems with knowledge representation. Systems analysis and management, Systems Research Inst. PAS, 1999.
• [12] Bubnicki Z., Uncertain logic, variables and systems, International Journal of Computing Anticipatory Systems, 2, 2001, pp. 259-274.
• [13] Cassandras C.G., Discrete stale systems: Modelling and performance analysis, Boston, MA, Aksen, 1993.
• [14] Gajski D.D., Vahid F., Narayan S., Gong J., Specification and design of embedded systems. Prentice Hall, 1994.
• [15] Million H.P., Proth J.M., Performance evaluation of job-shop systems using timed event-graphs, IEEE Trans. Automatic Control, Vol. 34, 1989, pp. 3-9.
• [16] Lawley M.A., Reveliotis S.A., Ferreira P.M., A correct and scalable deadlock avoidance policy for flexible manufacturing systems, IEEE Trans. Robotics and Automation, Vol. 14, No. 5, 1998, pp. 796-809.
• [17] Majdzik P., Wójcik R., Banaszak Z.A., An automatic synthesis of performance models for systems of concurrent cyclic processes, Proc. 15th Int. Conf. Systems Science, Wrocław, Poland, 2004, pp. 281-292.
• [18] Olsder G.J., Resing J.A.C., De Vries R.E., Keane M.S., Hooghiemstra G., Discrete event systems with stochastic processing times, IEEE Trans. Automatic Control, Vol. 35, No. 3, 1990, pp. 299-302.
• [19] Piegat A., Modelowanie i sterowanie rozmyte. Exit, 1998.
• [20] Polak M., Majdzik P., Banaszak Z.A., Wojcik R., The performance evaluation tool for automated prototyping of concurrent cyclic processes, Fundamenta Informaticae. Vol. 60, No. 1-4. 2004, pp. 269-289.
• [21] Polak M., Wójcik R., Majdzik P., Banaszak Z., Prototyping of distributed control procedures in concurrent cyclic processes systems, 9th IEEE Int. Conf. Emerging Technologies and Factory Automation, 16-19 September 2003, Lisbon, Portugal, Vol. 2, pp. 261-268.
• [22] Ramamritham K., Allocation and scheduling of precedence-related periodic tasks. IEEE Trans. Parallel and Distributed Systems, Vol. 4, No. 6, 1995, pp. 412-420.
• [23] Sarukkai S.R., Performance visualization and prediction of parallel supercomputer programs: an interim report, TR 318. Computer Science Dept., Indiana Univ., November 1990.
• [24] Socha D., Bailey M. L., Notkin D., Voyeur: Graphical views of parallel programs, Proc. Workshop Parallel and Distributed Debugging, ACM SIGPLAN Notices. Vol. 24, No. 1, January 1989, pp. 206-215.
• [25] Stańczyk J., Obuchowicz A., The max-plus algebra approach to the prototyping of concurrent processes, 9th IEEE Int. Conf. Methods and Models in Automation and Robotic; MMAR 2003, 25-28 August 2003, Międzyzdroje, Poland pp. 857-862.
• [26] Van Hentenryck P., Constraint Logic Programming, Knowledge Engineering Review. 6, 1991, 151-194.
• [27] Van Roy P., Haridi S., Concepts, Techniques, and Models of Computer Programming, Helion, Gliwice 2005.
• [28] Wójcik B.E., Wójcik Z.M.. Sufficient condition for a communication deadlock and distributed deadlock detection, IEE Trans, on Software Eng., Vol. 15, No. 12, 1989, pp. 1587-1596.
• [29] Zadch L.A., Fuzzy sets. Information and Control, 8, 196 338-353.