Performance evaluation of the multiple output queueing switch with different buffer arrangements strategy

• Autorzy: Danilewicz G. , Kabaciński W. , Pleban J. , Parniewicz D. , Dąbrowski P.
• Języki publikacji: EN

Abstrakty

EN

Performance evaluation of the multiple output queueing (MOQ) switch recently proposed by us is discussed in this paper. In the MOQ switch both the switch fabric and buffers can operate at the same speed as input and output ports. This solution does not need any speedup in the switch fabric as well as any matching algorithms between inputs and outputs. In this paper new performance measures for the proposed MOQ switch are evaluated. The simulation studies have been carried out for switches with different buffer arrangements strategy and of capacity 2×2, 4×4, 8×8, 16×16 and 32×32, and under selected traffic patterns. The simulations results are also compared with OQ switches of the same sizes.

Słowa kluczowe

EN

packet switching; switch fabric; multiple output queueing

• Wydawca: Instytut Łączności - Państwowy Instytut Badawczy
• Czasopismo: Journal of Telecommunications and Information Technology
• Rocznik: 2006
• Tom: nr 3
• Strony: 43--48
• Opis fizyczny: Bibliogr. 8 poz., rys.

Twórcy

autor

Danilewicz G.

autor

Kabaciński W.

autor

Pleban J.

autor

Parniewicz D.

autor

Dąbrowski P.

• Institute of Electronics and Telecommunications, Poznań University of Technology Piotrowo st 3A, 60-965 Poznań, Poland,

Bibliografia

• [1] K. Yoshigoe and K. J. Christensen, “An evolution to crossbar switches with virtual ouptut queueing and buffered cross points”, IEEE Network, vol. 17, no. 5, pp. 48–56, 2003.
• [2] G. Danilewicz, M. Głąbowski, W. Kabaciński, and J. Kleban, “Packet switch architecture with multiple output queueing”, in 6th NATO Reg. Conf. Milit. Commun. Inform. Syst. RCMCIS 2004, Zegrze, Poland, 2004.
• [3] H. J. Chao, C. H. Lam, and E. Oki, Broadband Packet Switching Technologies: A Practical Guide to ATM Switches in IP Routers. New York: Wiley, 2001.
• [4] P. Giaccone, D. Shah, and S. Prabhakar, “An implementable parallel scheduler for input-queued switches”, IEEE Micro, vol. 22, no. 1, pp. 19–25, 2002.
• [5] D. Shah, P. Giacconeand, and B. Prabhakar, “Efficent randomized algorithms for input-queued switch scheduling”, Proc. Hot-Intercon. IX, vol. 22, no. 1, pp. 10–18, 2002.
• [6] P. Giaccone, B. Prabhakar, and D. Shah, “Randomized scheduling algorithms for high-aggregate bandwidth switches”, IEEE J. Select. Areas Commun., vol. 21, no. 4, pp. 546–559, 2003.
• [7] Y. Jiang and M. Hamdi, “A fully desynchronized round-robin matching scheduler for a VOQ packet switch architecture”, in IEEE HPSR’01, Dallas, USA, 2001, pp. 407–411.
• [8] A. Bianco, P. Giaccone, E. Leonardi, and F. Neri, “A framework for differential frame-based matching algorithms in input-queued switches”, in IEEE INFOCOM’04, Hong Kong, 2004.