

Low-Delay Dispersion Comparator for Level Crossing Analog to Digital Converters

Mohamed Abbas and Kasem Khalil

Abstract—This paper presents a cost-effective technique for reducing the delay dispersion of the conventional comparator for level-crossing Analog-to-Digital Converters. Only three transistors, representing a variable driving-current block (VDCB), have been added to the conventional comparator circuit. The VDCB attempts to control the charging behavior of the difference amplifier' output node. The added block incurs small area overhead and low power consumption compared with the previous works. The proposed circuit has been implemented in MOSIS 130nm technology. The simulation results indicate that the overdrive-related propagation delay dispersion of the proposed technique is reduced to 23% of its counterpart in the conventional comparator. The active area of the proposed circuit is $140.2 \mu\text{m}^2$ and the power consumption is $227\mu\text{W}$ at 200MHz. For the sake of scalability check, the proposed circuit is also designed and simulated using 45nm technology. The simulation results came in the same direction, which implies the scalability of the proposed circuit.

Index Terms—comparator, propagation delay dispersion, level-crossing ADCs.

I. INTRODUCTION

ANALOG-TO-DIGITAL converters (ADCs) are important building blocks which are widely used in nearly all kinds of electronics, which enable the interfacing between the actual (analog) world and the digital processing environment. In modern life, electronic equipment is frequently used in different fields such as communication, transportation, entertainment, etc. Data converter circuits (ADCs/DACs) are very important components in electronic equipment. Since most real world signals are analog, these two converting interfaces are necessary to allow digital electronic equipment to process the analog signals. The requirements for low-power and small area ADC have been the driving forces of developing the level-crossing ADC (LC-ADC). The idea of a level-crossing analog-to-digital converter (ADC) has been presented in several articles [1]-[6]. In contrast with the conventional ADCs, where the input signal is regularly sampled with a given clock (constant time intervals), then the samples are quantized to approximate levels with digital numbers as shown in Fig. 1. The process introduces level quantization noise.

M. Abbas is with the Department of Electrical Engineering, College of Engineering, King Saud University, Kingdom of Saudi Arabia and the Department of Electrical Engineering, Faculty of Engineering, Assiut University, Assiut 71516, Egypt (e-mail: m-abbas@aun.edu.eg).

K. Khalil is with the Department of Electrical Engineering, Faculty of Engineering, Assiut University, Assiut 71516, Egypt (e-mail: k_khalil @aun.edu.eg).




Fig. 1. Conventional ADC sampling of signal.

In contrast, in LC-ADC the sampling occurs at the moment when the input signal crosses a given threshold voltage level as shown in Fig. 2. The time between two successive crossings samples is measured with a precise time measurement unit. The conversion results of a LC-ADC are thus composed of "accurate" digital codes for the voltage magnitude, which is free from level quantization noise, and timing information representing the time intervals between crossing. The approach has some interesting properties such as absence of quantization error in the voltage domain (quantization noise), since the sample is taken exactly at the moment when the input signal crosses the sampling level. The second is the absence of aliasing due to absence of the main clock. In addition, the design is mostly digital, therefore, it occupies smaller area and consumes lower power compared with the conventional ADCs. MATLAB simulations show that using only 16 threshold levels (4 bits), it is possible to achieve signal to noise and distortion ratio (SNDR) that is equivalent to 9~10 effective bits of a conventional ADC [2].




Fig. 2. Level-crossing sampling of signal.

LC-ADC features make it attractive for many applications. For examples, in signal processing field; it can be used for interfacing temperature, vibration and pressure sensors. Also, it useful for hand held devices since it consumes low power; it results in increasing the time between successive battery charges of the hand held device. Other important applications are in the field of ultrasound measurements and biomedical engineering.

In fig. 3 the conceptual block diagram of LC-ADC is shown. It has two main blocks: the comparator(s) and the Time-to-Digital Converter (TDC). The performance of both these blocks highly influences the overall timing performance of the LC-ADC. The comparator outputs are connected to asynchronous logic, which produces start and stop signals for the TDC each time the signal crosses a new threshold level. The TDC is used for measuring the time between two successive crossing events (start and stop signals).

With the existence of picoseconds resolution TDC [7]-[14] the comparator timing performance becomes a bottleneck of the design of high speed LC-ADCs.

In LC-ADC applications, comparator propagation delay dispersion is one of the important specifications. Where the delay is defined as the time required for the output to reach 50% point of a transition after the input signal (V_{CMP}) crosses the reference voltage (V_{REF}) ignoring the offset voltage.

Studying of the delay characteristics of the conventional comparator, it is noticed that the propagation delay varies with mainly three factors, namely, the slope of input signal, common-mode level, and the input overdrive - the difference between input reference and compared signal- (ΔV_{OVD}). This variation in propagation delay is called delay dispersion. The harmful effect of large delay dispersion is a non-recoverable signal distortion during the reconstruction process of the captured signal. Thus, the comparator delay dispersion can be seen as a limiting factor for the LC-ADC performance. In other words, it decreases the signal to noise (SNR) of the output of LC-ADC. Therefore, for high-speed LC-ADC a comparator with low delay dispersion is necessary. There are some trials to attack the comparator delay dispersion issue in literature.




Fig. 3. Conceptual block diagram of level-crossing ADC.

In [15], a comparator circuit had been developed to decrease the delay dispersion. However, the resulted comparator delay dispersion could not be decreased below 87 PS for an input frequency range from 3 to 10 MHz.

In addition, the relatively large area and high-power consumption of the comparator make it not so attractive for on-chip high-speed signal measurement applications. In [16], a conventional comparator is used, but due to the large delay dispersion of the conventional comparator, the input signal bandwidth is limited to 300 KHz. In [17], a feed forward techniques is used to compensate the delay dispersion of the conventional comparator. the techniques shows small dispersion compared with the previous designs, however, the area overhead might be limiting factor for on-chip applications. The authors in [18] have presented a low delay-dispersion comparator. The technique incurred small area overhead compared with the previous works but still the delay dispersion is relatively large and the power consumption as well.

In this paper, a low delay-dispersion, low-power, yet, cost-effective comparator is proposed. The conventional comparator is modified by adding a variable driving current block (VDCB). The modification an addition of only three transistors, which represents minimal area overhead while effectively reduces the delay dispersion.

The rest of the paper is organized as follows. Section II introduces the root causes of delay dispersion in the conventional comparator. Section III introduces the proposed technique. Sections IV, V and VI show the simulations results and comparison, effect of process variation then layout of the proposed comparator. The theoretical impact of the proposed technique on the performance of LC-ADC is presented in Sections VII followed by the conclusion.

II. DELAY DISPERSION IN THE CONVENTIONAL COMPARATOR

The propagation delay can be defined as the time required for a device to react to a change in the input signal and produce the corresponding output signal. In a comparator, it means that it is the time required to switch the output state from LOW to HIGH, or vice versa, when an input signal crosses a given reference level. The propagation delay in conventional comparator varies depending on many factors such as the input overdrive (the difference between the input reference and the compared signals), the common-mode level and input signal slew rate (signal derivative at the moment when it crosses the threshold level). The difference between highest and lowest value of the propagation delay is called propagation delay dispersion. Assuming that the comparator is operating in a stable temperature conditions, the propagation delay (τ_{pd}) can be given by:

$$\tau_{pd} = f(\Delta V_{OVD}, V_{CM}, S) \quad (1)$$

where ΔV_{OVD} is the input overdrive voltage, V_{CM} is the common mode level and S is the slope of the input signal. Fig. 4 shows the schematic diagram of the conventional comparator. In this paper, the effect of inputs voltage difference (ΔV_{OVD}) and the common mode levels are only considered in our study. The effect of input signal slope is not considered in this work. The conventional comparator of Fig. 4 is designed using 130 nm and 45 nm technology. The effect of the common mode level (V_{CM}) and the input overdrive (ΔV_{OVD}) on the delay variation is studied by SPICE

simulation. Fig. 5 and Fig. 6 shows the results. As according to the Fig., the results clearly indicate that the propagation delay (τ_{pd}) varies with both input overdrive and common mode level. However, the delay is affected by input overdrive more strongly than common mode level. The variation in propagation delay is called delay dispersion. These characteristics make the conventional comparator unsuitable and not attractive for level-crossing ADC working at high frequency. That is, the delay dispersion behavior of the conventional comparator introduces a non-recoverable timing error in the reported data timing information. Consequently, it decreases the SNR of level-crossing ADC or limits the highest frequency of the signal that can be processed by such ADC.




Fig. 4. Schematic diagram of the conventional comparator.

By studying the circuit of conventional comparator, the delay variation is caused mainly by the first stage difference amplifier represented by the transistors M1~M6. The overdrive-caused delay dispersion is mainly due to the variation of charging rate of the load capacitance (C_L) of transistor M4, which is represented by intrinsic drain capacitances M4 and M2 and the gate capacitance of M8. If ΔV_{OVD} is large, the charging current, which is supplied by M4, is also large. Therefore, the rise time of this node voltage is short and vice versa. The criterion is shown by the simulation in Fig. 5 and Fig. 6. The dependence of propagation can be represented by:




Fig. 5. Simulation results of delay variation of conventional comparator versus overdrive voltage (ΔV_{OVD}) and common mode level (V_{CM}) in 130nm technology.

$$\tau_{pd} \propto \frac{C_L \Delta V}{I_{L1}} \quad (2)$$

where ΔV is the voltage to be reached by the output of difference amplifier and C_L is the node equivalent capacitance and I_{L1} is the charging current which can be given by Equation 3

$$I_{L1} = I_{M4} - I_{M2} \quad (3)$$

The formula reveals that controlling the charging rate of C_L can result in better delay characteristics of the comparator.

III. DELAY DISPERSION REDUCTION TECHNIQUE

Based on the formula given in (2), a technique to reduce the delay dispersion of the conventional comparator is proposed in this paper. The conceptual block diagram of the proposed technique is shown in Fig. 7. It is composed of a conventional comparator (represented by difference amplifier stage) followed by a variable driving-current block (VDCB). The role of the VDCB is to feed current component which is inversely proportional with the input overdrive voltage (ΔV_{OVD}). As a result, it keeps nearly constant charging current into C_L . The schematic diagram of the proposed circuit is shown in Fig. 8. The first stage of the conventional comparator (the difference amplifier) is modified by adding a variable driving current block (VDCB). The added block is composed of three transistors.

As it is explained in the Section II, the main reason of the overdrive-caused delay dispersion is that the load capacitance of the difference amplifier (C_L) is charged with a current proportional with the overdrive voltage ΔV_{OVD} . The target of added transistors M9~M11 (VDCB) is to keep the charging current as constant as possible regardless the value of ΔV_{OVD} . As shown in Fig. 8 the VDCB is controlled such that if ΔV_{OVD} is large, which means that the intrinsic charging current (I_{M4}) is also high, it supplies small additional charging current (I_{M11}). On the other hand if ΔV_{OVD} is small (I_{M4} is small) it supplies high I_{M11} . Since C_L is charged by the summation of I_{M4} and I_{M11} , the variation of charging rate of C_L will be




Fig. 6. Simulation results of delay variation of conventional comparator versus overdrive voltage (ΔV_{OVD}) and common mode level (V_{CM}) in 45nm technology.




Fig. 7. Block diagram of the proposed technique.




Fig. 8. Schematic diagram of the proposed technique.

smaller than the case of charging only with I_{M4} . Therefore, the overall delay dispersion will be also smaller than its counterpart of the conventional comparator. With the VDCB, the propagation delay time can be expressed in the formula (4).

$$\tau_{pd} \propto \frac{C_L \Delta V}{I_{L2}} \quad (4)$$

where I_{L2} is given by Equation (5)

$$I_{L2} = I_{L1} + I_{M11} \quad (5)$$

The operation of the VDCB can be explained as follows; the width of M11 is selected such that when ΔV_{OVD} is zero, M11 works at the edge of saturation region. As ΔV_{OVD} increases, I_{L1} increases, however, the source to drain voltage of M11 (V_{SD11}) decreases moving M11 to triode region. Consequently M11 is unable to mirror all current of M10 which means that the current component supplied to C_L by M11 (I_{M11}) decreases. As a result, I_{L2} becomes almost

constant because the increase in I_{L1} is compensated by decrease in I_{M11} . Since the propagation delay depends on I_{L2} , as indicated by Equation (4), delay dispersion of the whole circuit is decreased. In summary, VDCB is adjusted to compensate the variation of charging rate of C_L caused by the variable overdrive.

Another important benefit of the added circuit is that it helps reducing the delay dispersion caused by variation of the common mode level. It is noted from Fig. 5 and Fig. 6 that as the common mode level increases the delay also increases. This is due to the reduction of the intrinsic charging current. The additional charging current caused by VDCB is increased as the common mode levels increases and hence it partially compensates the reduction of the I_{M4} .

IV. SIMULATION RESULTS AND COMPARISON

The technique has been implemented in 130nm and, for the sake of checking the technique scalability; it is also simulated using 45nm technology. The preliminary layout of the proposed technique in MOSIS 130 nm technology is shown in Fig. 9. The optimized design shall be smaller.

The simulation results of the propagation delay variation versus the input overdrive (ΔV_{OVD}) with different common mode voltage are shown in Fig. 10 and Fig. 11 for 130nm and 45nm technologies respectively. The Figures indicate that the delay dispersions caused by the variable overdrive and common mode level are reduced compared with their counterparts of the conventional comparator. The effects of the overdrive voltage (ΔV_{OVD}) on the delay variation are plotted at two different values of common mode level V_{CM} as shown in Fig. 12 and Fig. 13 for 130nm and 45nm technology respectively. These figures indicate that the delay dispersions caused by the variable overdrive and common mode level are decreased compared with their counterparts of the conventional comparator for the two technologies. More specifically, in 130nm technology, over the given range of ΔV_{OVD} , and common mode voltage levels, the delay dispersion of the conventional comparator is 277PS. While in the proposed design it is decreased to 64 PS. which is only 23% of the delay dispersion of the conventional design. The proposed




Fig. 9. Layout of the proposed technique.

technique is also designed and simulated in 45nm technology. The delay dispersion of the conventional comparator is 280PS. While in the proposed design it is decreased to 66 PS. which is only 23.5% of the delay dispersion of the conventional design. The results reveal that the proposed design is scalable.

The proposed technique also reduces the delay dispersion caused by the common-mode level variations. The simulation




Fig. 10. Simulation results of delay variation of the proposed technique in 130nm technology.




Fig. 11. Simulation results of delay variation of the proposed technique in 45nm technology.




Fig. 12. Exemplar simulation results of delay variation of conventional comparator and the proposed comparator technique versus overdrive voltage (ΔV_{OVD}) @ $V_{CM}=1V$ and $0.55V$ in 130nm technologies

results indicate that the delay dispersion due to common mode level variations of the proposed technique is reduced to about 24% and 25% of its counterpart of the conventional designs in 130nm and 45nm technologies respectively. The simulation results are shown in Fig. 14 and Fig. 15 for 130nm and 45nm technologies respectively. A comparison between the proposed and three previous works is shown in Table I.




Fig. 13. Exemplar Simulation results of delay variation of conventional comparator and the proposed comparator technique versus overdrive voltage (ΔV_{OVD}) @ $V_{CM}=0.8V$ and $0.55V$ in 45nm technology.




Fig. 14. Simulation results of delay variation of proposed technique & conventional comparator in 130nm technology.




Fig. 15. Simulation results of delay variation of proposed technique & conventional comparator in 45nm technology.

TABLE I
COMPARISON WITH PREVIOUS WORKS

Parameter	This work (Simulation)		[15]	[17]	[18] (Simulation)	
Technology	45nm	130nm	0.35 μ m	65 nm	45nm	130 nm
Power Consumption	195 μ W @200 MHz	227 μ W @200 MHz	9 mW @10 MHz	273 μ W @ 200 MHz	220 μ W @200 MHz	250 μ W @200 MHz
Area overhead	~20%	~20%	>200%	~120%	~20%	~20%
Area	-----	140.2 μ m ²	37500 μ m ²	267.8 μ m ²	-----	140.2 μ m ²
Delay dispersion ΔT_{prop}	66PS	64PS	87 PS	26 PS	75PS	75 PS
Delay Dispersion Percentage	23.5%	23%	33%	10%	26.7%	27%

V. EFFECT OF PROCESS VARIATIONS

The effect of process variations on the performance of the proposed tech is also studied. Monte Carlo simulations of the proposed technique are carried out assuming that the variation of 45nm technology is as given by [19]. Monte Carlo analysis is usually utilized to model random mismatch between different components due to process variation. For accurate statistical simulation, a certain model for each of these components in a particular processing technology should be formed by the manufacturing company. These models include the distribution of different important technological parameters of each component. These parameters are ΔV_{th} (threshold voltage variation), ΔW (width variation), ΔL (length variation). Since each of these variations is originated from many other independent stochastic variables., these parameters would ideally have a Gaussian distribution. Every Gaussian distribution is characterized by its mean value and the standard deviation (σ) from that mean. Design constraints would determine the mean value for a certain parameter, while σ is given by the manufacturer for a certain process technology. For modeling the impact of V_{th} variation in an MOS, a DC voltage source may be located in series with the gate terminal of the device which has a Gaussian distribution with zero mean value. The effect of process variations on the performance of the proposed tech is studied. Monte Carlo simulations of the proposed technique are carried out with 10% process variations. The results are plotted in Fig. 16 and Fig. 17. The results indicate that the average delay dispersion of the proposed technique is about 23% of its counterpart of the conventional design.




Fig. 16. Simulation results of the effect of 10% process variations on delay variation of Conv. comparator and proposed technique in 130nm technology.




Fig. 17. Simulation results of the effect of 10% process variations on delay variation of Conv. comparator and proposed technique in 45nm technology.

VI. IMPACT OF THE PROPOSED TECHNIQUE ON THE PERFORMANCE OF LC-ADC

The main two components of LC-ADC are TDC and comparator. The signal-to-noise ratio (SNR) of LC-ADC' output is varied with timing accuracy of the system and the frequency of the input signal according to [7].

$$SNR = 20 \log R - 11.2 \text{ dB} \quad (6)$$

where R is the resolution ratio given by $R = 1/(f_{\text{sig}} \Delta T)$, f_{sig} is the frequency of the input signal ΔT is the timing resolution of the system. ΔT is determined by the worst one of two factors; the first is the delay dispersion of the comparator while the second is the resolution of the TDC-the minimum time that can be measured by the TDC. Since the timing resolution of TDC is around picoseconds [13]-[14], which is small compared with the delay dispersion of the conventional comparator, the bottleneck will be the timing uncertainty of the comparator. Therefore, ΔT in Equation (6) is determined by delay dispersion of the comparator.

According to the simulation results, using the conventional comparator, the timing resolution (ΔT_{Conv}) is 277 PS and 280 for 130nm and 45nm technologies designs respectively. On the other hand, using our design the timing resolution (ΔT_{prop}) is reduced to 64PS and 66 PS for 130nm and 45nm technologies.

Applying these values to Equation (6), using our design for 130nm and 45nm technologies would theoretically increases the SNR with 12.72dB and 12.55dB respectively higher than the case when using the conventional comparator for signals of the same frequency. Alternatively, keeping the same SNR, using the proposed comparator, the frequency of the signal

under test could be increased to 4.31X higher than its counterpart when using the conventional comparator. The comparison results are shown in Table II.

TABLE II
IMPROVEMENT OF SNR

Parameter	Conv. CMP 45nm	Conv. CMP 130nm	Prop. Tech. 45nm	Prop. Tech. 130nm
Delay Dispersion	280 PS	277 PS	66 PS	64 PS
Fixed Input Frequency	SNR_{Conv}	SNR_{Conv}	$\text{SNR}_{\text{Conv}} + 12.55 \text{ dB}$	$\text{SNR}_{\text{Conv}} + 12.72 \text{ dB}$
Fixed SNR	f_{sig}	f_{sig}	$4.3f_{\text{sig}}$	$4.31f_{\text{sig}}$

VII. CONCLUSION

This paper presents a technique for reducing the delay dispersion of the conventional comparator. The technique is implemented in MOSIS 130nm technology and, for the sake of scalability checking, it is designed and simulated in 45nm technology. The technique is useful for applications such as high-speed low-cost level-crossing ADCs and sampling head of automatic test equipment (ATEs). The technique occupies an active area of $140.2 \mu\text{m}^2$ in 130 nm technology. The simulation results show that the overdrive caused delay dispersions in 130nm and 45nm technologies are effectively reduced to about 23% and 23.5% respectively of their counterparts of conventional comparator. The area overhead of the proposed technique is only three transistors, which is considerably small compared with the previous works. The power consumption of the proposed circuit in 130nm technology is $227\mu\text{W}$ @ 200MHz.

REFERENCES

- [1] N. Sayiner et al, "A Level-Crossing Sampling Scheme for A/D Conversion", IEEE Transaction on Circuits and Systems. Vol. 43, No. 4, April-1996, pp:335 – 339.
- [2] E. Allier et al, "A New Class of Asynchronous A/D Converters Based on Time Quantization", Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems (ASYNC'03).
- [3] F. Akopyan et al, "A Level-Crossing Flash Asynchronous Analog-to-Digital Converter", Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06), 2006.
- [4] K. B. Schell et al, "A Continuous-Time ADC/DSP/DAC System With No Clock and With Activity-Dependent Power Dissipation", IEEE Journal of Solid State Circuits, Vol. 43, No. 11, November-2008, pp: 2472 - 2481.
- [5] T. Wang et al , "A Level-Crossing Analog-to-Digital Converter With Triangular Dither", IEEE Transaction on Circuits and Systems. Vol. 56, No. 9, September- 2009, pp: 2089 - 2099.
- [6] K. Kozmin et al, "Level -Crossing ADC performance Evaluation Toward Ultrasound Application", IEEE Transaction on Circuits and Systems. Vol. 56, No. 8, August- 2009, Vol. 56, No. 8 September- 2009, pp: 1708 - 1719.
- [7] Minjae Lee, Asad A. Abidi, "A9 b, 1.25 ps Resolution Coarse-Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue", IEEE JSSC, VOL. 43, NO. 4, April 2008, pp: 769-777
- [8] S. Komatsu, T. J. Yamaguchi, M. Abbas, et al, " A CMOS Flash TDC with 2.6 – 4.2 ps Resolution Using An Array of Unbalanced Arbiters", IEICE TRANS. FUNDAMENTALS, VOL.E97-A, NO.3, March 2014, pp777-780.
- [9] Dudek, P.; Szczepanski, S. ; Hatfield, J.V., " A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line", IEEE Journal of Solid-State Circuits, Vol. :35 , No. 2, pp 240-247, Feb. 2000.
- [10] M. Lee and A. A. Abidi, "A 9 b, 1.25 ps resolution coarse-fine time to-digital converter in 90 nm CMOS that amplifies a time residue," IEEE J. Solid-State Circuits, vol. 43, no. 4, 2008 pp. 769–777..
- [11] Dandan Zhang, Hai-Gang Yang,Wenrui Zhu, Wei Li, Zhihong Huang, Lin Li, and Tianyi Li, " A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter", IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 23, NO. 11, NOVEMBER 2015, pp: 2680-2684.
- [12] Ping Lu, Ying Wu, and Pietro Andreani, "A 2.2-ps Two-Dimensional Gated-Vernier Time-to-Digital Converter With Digital Calibration", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 63, NO. 11, NOVEMBER 2016, pp: 1019-1023.
- [13] José M. de la Rosa, Richard Schreier, Kong-Pang Pun, and Shanthi Pavan, " Next-Generation Delta-Sigma Converters: Trends and Perspectives", IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, VOL. 5, NO. 4, DECEMBER 2015, pp:484-499.
- [14] Jin Wu, Qi Jiang, Ke Song, Lixia Zheng, Dongchen Sun, and Weifeng Sun," Implementation of a High-Precision and Wide-Range Time-to-Digital Converter With Three-Level Conversion Scheme", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 64, NO. 2, FEBRUARY 2017, pp:181-185.
- [15] K Kozmin et al, "A low propagation delay dispersion comparator for a level-crossing AD converter", Analog Integr Circ Sig Process (2010) 62 :51-61.
- [16] S. Naraghi et al, " A 9 bit, $14\mu\text{W}$ and 0.06 mm^2 Pulse Position Modulation ADC in 90nm digital CMOS", ISSCC2009, pp: 168- 169.
- [17] M. Abbas et al "Novel Technique for Minimizing the Comparator Delay Dispersion in 65nm CMOS Technology", IEEE ICECS2011.
- [18] K. Khalil et al, "Novel Technique for Reducing the Comparator Delay Dispersion in 45nm CMOS Technology for Level-Crossing ADCs", ISCDG2012.
- [19] L. Pang et al, "Measurement and Analysis of Variability in 45nm Strained- Si CMOS Technology", IEEE 2008 Custom Integrated Circuits Conference (CICC).



Mohamed Abbas received the B.Sc. and M.Sc. degrees in electrical and electronics engineering from Assiut University, Egypt and Ph.D degree from EE Dept, the University of Tokyo, Japan in Sept. 2006. In October 2006, he joined Assiut University, Egypt as a faculty member of the Electrical and Electronics Engineering Dept. From July 2008 to Sept. 2010, he had been working as a post-doctor researcher in Advantest D2T Research Division, VDEC, the University of Tokyo. From October 2010

he rejoined Assiut University as an Assistant, then, Associate professor in March 2013. From March 2016 till today he has been joining King Saud University as an Associate professor in Electrical Engineering Department. He is a member of IEEE Solid State Circuits Society; Technical Committee of IEEE International Symposium on Electronic System Design (ISED), IEEE International Design and Test Symposium (IDT) and International Conference of Electronics Circuits and Systems (ICECS). His research interests include Designing of high-reliability low-power VLSI circuits and systems, Testing of mixed signal circuits and MEMS for biological applications and recently he is pursuing researches in Electronics for medical applications.



Kaseem Khalil received his B.Sc. and M.Sc. degrees in Electrical Engineering from Assiut University, Assiut, Egypt in 2009 and 2014 respectively. He received a second M.Sc. degree in Computer Engineering from the Center of Advanced Computer Studies (CACS), University of Louisiana at Lafayette, USA in 2017. He is currently a Ph.D. candidate at CACS, University of Louisiana at Lafayette, USA. His research interests VLSI, evolvable and reconfigurable hardware system, self-healing hardware system, machine learning, network-on-chip and internet of things.