Low-cost hardware implementations of Salsa20 stream cipher in programmable devices

• Autorzy: Sugier J.
• Języki publikacji: EN

Abstrakty

EN

Salsa20 is a 256-bit stream cipher that has been proposed to eSTREAM, ECRYPT Stream Cipher Project, and is considered to be one of the most secure and relatively fastest proposals. This paper describes hardware implementation of various architectures of this cipher in popular Field Programmable Gate Arrays (FPGA). The implemented architectures are based on the loop-unrolled data flow organization and after pipelining they can reach the throughput in the range of 20 – 30 Gbps even after fully automatic implementation in popular low-cost families of Spartan-3 and Spartan-6 from Xilinx. More resource-limited iterative architectures achieve speed of 1 – 2 Gbps. The results that are included in this work present potential of the algorithm when it is implemented in a specific FPGA environment and provide some information for evaluation of cipher effectiveness in contemporary popular programmable devices.

Słowa kluczowe

EN

FPGA; stream cipher; hardware implementation; pipelining; iterative architecture

• Wydawca: Polskie Towarzystwo Bezpieczeństwa i Niezawodności
• Czasopismo: Journal of Polish Safety and Reliability Association
• Rocznik: 2013
• Tom: Vol. 4, No. 1
• Strony: 121--128
• Opis fizyczny: Bibliogr. 11 poz., rys., tab.

Twórcy

autor

Sugier J.

• Wrocław University of Technology, Wrocław, Poland

Bibliografia

• [1] Anderson, R., Biham, E. & Knudsen, L. (1998). Serpent: A Proposal for the Advanced Encryption Standard. Proc. First Advanced Encryption Standard (AES) Candidate Conf. Ventura, California, http://www.cl.cam.ac.uk/~rja14/ serpent.html (accessed April 2012).
• [2] Bernstein, D.J. (2005). The Salsa20 Stream Cipher. Proc. SKEW - Symmetric Key Encryption Workshop, Aarhus, Danemark, 26-27 May 2005. Also available at http://cr.yp.to/snuffle.html (accessed April 2013).
• [3] Bernstein, D.J. (2008). The Salsa20 family of stream ciphers. New Stream Cipher Designs. Springer, 84-97.
• [4] Gaj, K., Southern, G., & Bachimanchi, R. (2007). Comparison of hardware performance of selected Phase II eSTREAM candidates. Proc. State of the Art of Stream Ciphers Workshop, eSTREAM, ECRYPT Stream Cipher Project, Report, Vol. 26, p. 2007.
• [5] Good, T., & Benaissa, M. (2007). Hardware results for selected stream cipher candidates. Proc. State of the Art of Stream Ciphers Workshop, 191-204.
• [6] National Institute of Standards and Technology (2001). Specification for the ADVANCED ENCRYPTION STANDARD (AES). Federal Information Processing Standards Publication 197. http://csrc.nist.gov/publications/PubsFIPS .html (accessed April 2012).
• [7] Sugier, J. (2010). Low-cost hardware implementation of Serpent cipher in programmable devices. Monographs of System Dependability Vol. 3: Technical Approach to Dependability. Publishing House of Wrocław University of Technology, 159-172.
• [8] Sugier, J. (2012). Implementing AES and Serpent ciphers in new generation of low-cost FPGA devices. Advances in Intelligent and Soft computing Vol. 170: Complex Systems and Dependability. Springer, 273-288.
• [9] Xilinx, Inc. (2009). Spartan-3 Family Data Sheet. DS099.PDF, www.xilinx.com (accessed April 2013).
• [10] Xilinx, Inc. (2011). Spartan-6 Family Overview. DS160.PDF, www.xilinx.com (accessed April 2013).
• [11] Yan, J., & Heys, H.M. (2007). Hardware implementation of the Salsa20 and Phelix stream ciphers. Proc. Canadian Conference on Electrical and Computer Engineering CCECE 2007. IEEE, 1125-1128.