FPGA Implemetation of Acquisition Phase of the GPS Receiver Using XSG

• Autorzy: Hawary Mohamed Ibrahiem El , Hamza Gihan Gomah , Zekry Abdelhalim , Motawie Ibrahiem Mohamed

Identyfikatory

DOI

10.24425/ijet.2019.130257

• Języki publikacji: EN

Abstrakty

EN

In the past it was usual to exert a huge effort in the design, simulation, and the real time implementation of the complicated electronic and communication systems, like GNSS receivers. The complexity of the system algorithms combined with the complexity of the available tools created a system that is difficult to track down for debugging or for redesign. So, the simulation and educational tools was different from the prototyping tools. In this paper the parallel search acquisition phase of a GPS receiver was simulated and implemented on FPGA using the same platform and through a graphical programming language. So this paper introduces the fruit of integrating the prototyping tools with the simulation tools as a single platform through which the complicated electronic systems can be simulated and prototyped.

Słowa kluczowe

EN

GPS receiver; acquisition phase; SDR; Xilinx system generator; XSG; FPGA implementation

• Wydawca: Polish Academy of Sciences, Committee of Electronics and Telecommunication
• Czasopismo: International Journal of Electronics and Telecommunications
• Rocznik: 2019
• Tom: Vol. 65, No. 4
• Strony: 739--744
• Opis fizyczny: Bibliogr. 19 poz., wykr., rys., tab.

Twórcy

autor

Hawary Mohamed Ibrahiem El

• Time and Frequency Department, National Institute of Standards (NIS), Cairo, Egypt

autor

Hamza Gihan Gomah

• Time and Frequency Department, National Institute of Standards (NIS), Cairo, Egypt

autor

Zekry Abdelhalim

• Electronics and Electrical Communications Engineering Department, ASU University, Cairo, Egypt

autor

Motawie Ibrahiem Mohamed

• Time and Frequency Department, National Institute of Standards (NIS), Cairo, Egypt

Bibliografia

• [1] GuochangXu and YanXu, GPS: THEORY, ALORITHMS AND APPLICATIONS, 3rd ed. 2016.
• [2] K. Borre and D. Akos., “A Software-Defined GPS and GALILEO Rceiver – A Single-Frequency Approach,” Birkhauser, New York, 2006.
• [3] G. Hamza, AbdelhaliemZekry, and IbrahimMotawie, “Implementation of a Complete GPS Receiver using Simulink,” IEEE Circits Syst. Mag., 2009.
• [4] M.ElHawary, G.Gomah, A.Zekry, and I.Hafez, “Simulation of the E1 and E6 Galileo Signals using SIMULINK,” Int. J. Comput. Appl., vol. 88, 2014.
• [5] M.ElHawary, “Signal Simulator for Global Navigation Satellite System,” Ain Shams University, 2014.
• [6] G. G. Hamza, Abdelhaliem A.Zekry, and M. M. N., “Implementation of a Complete GPS Receiver on the C6713 DSP through Simulink,” J. Glob. Position. Syst., vol. 8, 2009.
• [7] Gihan Gomah Hamza, “Enhancing the Time Measurement Accuracy of GPS receiver,” Ain Shams University, 2009.
• [8] “http://www.ti.com/tool/TMDSDSK6713#technicaldocuments.”
• [9] D. Siboniyo, “FPGA-based data acquisition system for GNSS receiver for LEO-satellites application,” Arctic University of Norway, 2017.
• [10] System Generator for DSP Reference Guide, UG638, 14.1. April 2012.
• [11] System Generator for DSP User Guide, UG640, 14.1. April 2012.
• [12] System Generator for DSP User Guide, UG638, 14.2. July 2012.
• [13] System Generator for DSP User Guide, UG640, 14.3. October 2012.
• [14] System Generator for DSP Reference Guide, UG638, 14.5. March 2013.
• [15] J.Tian,W.Ye,S.Lin, and Z.Hua, “Software defined radio GNSS receiver design over single DSP platform,” in Proc. 10th Int. Symp. Spread Spectrum Techniques and Applications (ISSSTA08), 2008, pp.37-41.
• [16] PabloE.Leibovich, JuanG.Díaz, and P. R. JavierG.García, “Dedicated hardware for FFT based fast acquisition of GNSS signals,” IEEE 6th Lat. Am. Symp. Circuits Syst., 2015.
• [17] A. Shukla, “Hardware Implementation of Real time ECG Analysis algorithms,” Hawaii University, 2008.
• [18] PirajFozoonmayeh, “A practical approach to DSP algorithms using FPGA devices,” Simon Fraser University, 2011.
• [19] R. T. Bone, “FPGA design of a hardware efficient pipelined FFT processor,” Wright State University, 2008.