PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

Comparison on Staircase, PWM and Partial PWM Scheme for Hybrid Cascaded Multilevel Inverter

Autorzy
Wybrane pełne teksty z tego czasopisma
Identyfikatory
Warianty tytułu
PL
Porównanie metod Staircase, PWM i częściowego PWM dla hybrydowego kaskadowego falownika wielopoziomowego
Języki publikacji
EN
Abstrakty
EN
Cascaded Multi-level Inverter (CMLI) consists of H-bridge modules which can generally be divided into the one with the same DC bus voltage and another with different DC bus voltages. By using the same power devices as a standard seven-level 3H-bridge converter, the proposed converter operates with 15-level resolution, with separate DC voltage sources of voltage ratio 4:2:1. The total harmonic distortion (THD) and switching losses of the proposed hybrid cascaded converter among staircase, PWM and partial PWM control are compared with analysis and Saber simulation.
PL
W niniejszym artykule przedstawiono trzy metody modulacji dla 15-poziomowego kaskadowego falownika hybrydowego. Dokonano porównania analitycznego i symulacyjnego metod przełączania schodkowego, modulacji PWM i częściowej PWM pod względem THD oraz strat łączeń. Analiza i symulacja wyników wykazują, że proponowane metody modulacji pozwalają na uzyskanie wysokiej jakości napięcia.
Rocznik
Strony
67--71
Opis fizyczny
Bibliogr. 27 poz., rys., tab.
Twórcy
autor
  • State Key Laboratory of Advanced Electromagnetic Engineering and Technology (Huazhong University of Science and Technology)
autor
  • State Key Laboratory of Advanced Electromagnetic Engineering and Technology (Huazhong University of Science and Technology)
autor
  • State Key Laboratory of Advanced Electromagnetic Engineering and Technology (Huazhong University of Science and Technology)
Bibliografia
  • [1] D.W. Sandells and T.C. Green, “The chain cell PFC,” in Proc. IEEE PESC’00, vol. 1, 2000, pp. 955–960.
  • [2] Daniel W, Hart. “Electrónica de Potencia”, editorial, Pearson educación, 2001, Madrit.
  • [3] Y.S. Lai & F.S. Shyu “Topology for hybrid multilevel inverter”. IEEE, proc. electronic power applications, Vol. 149, No.6. November 2008.
  • [4] Nabae, A., Takahashi, I., and Akagi, H., “A new neutral point clamped PWM inverter,” IEEE Trans Industry Appl.., Vol. 17, No. 5, pp. 518–523, 1981.
  • [5] Marchesoni, M., and Tenca, P., “Diode-clamped multilevel converters: A practical way to balance DC-link voltages,” IEEE Trans. Ind. Electron., Vol. 49, No. 5, pp. 752–765, 2002.
  • [6] Yuan, X., and Barbi, I., “Zero-voltage switching for the neutralpoint clamped (NPC) inverter,” IEEE Trans. Ind. Electron., Vol. 49, No. 5, pp. 800–808, 2002.
  • [7] Alian Chen, Lei Hu, Lifeng Chen, Yan Deng, and Xiangning He, “A multilevel converter topology with fault-tolerant ability”, Applied Power Electronics Conference and Exposition, 2004. APEC '04. Nineteenth Annual IEEE, September 2004, pp. 405 – 415 vol. 20.
  • [8] Lai, J.S., and Peng, F.Z., “Multilevel converters—a new breed of power converters,” IEEE Trans. Industry Appl., Vol. 32, pp. 509–517, May/June 1996.
  • [9] Rodriguez, J., Lai, J.S., and Peng, F.Z., “Multilevel inverters: A urvey of toplogies, controls and applications,” IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724–738, March 2002.
  • [10] Meynard, T.A., and Foch, H., “Multilevel choppers for high voltage applications,” Eur. Power Electron. Drives, Vol. 2, pp. 41–51, 1992.
  • [11] Peng, F.Z., and Lai, J.S., “Multilevel cascade voltage-source inverter with separate DC sources,” U.S Patent 5 642 275, 24 June 1997.
  • [12] Hammond, P., “A new approach to enhance power quality for medium voltage AC drives,” IEEE Trans. Industry Appl., Vol. 33, pp. 202–208, January/February 1997.
  • [13] Charles I. Odeh, Damian B. Nnadi & Emeka S. Obe (2012): Three-phase, Five-level Multi-level Inverter Topology, Electric Power Components and Systems, 40:13, 1522-1532
  • [14] O.L. Jimenez, R.A. Vargas, J. Aguayo. THD in Cascade Multilevel Inverters Symmetric and Asymmetric. Electronics, Robotic and Automotive Mechanics Conference, 2011, 1: 289-295
  • [15] C.K. Lee, S.Y. Ron Hui, and Henry Shu-Huang Chung. A 31- level cascade inverter for power applications. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 49, NO. 3, JUNE 2002: 613-617
  • [16] Xiaohu Liu, Hui Li, Zhan Wang, A Start-Up Scheme for a Three-Stage Solid-Sate Transformer With Minimized Transformer Current Response, IEEE Trans. Power Electronics, Vol. 27, No. 12, pp. 4832-4836, Dec. 2012.
  • [17] Ferhat UCAR, Resul COTELI, Besir DANDIL. Three Level Inverter Based Shunt Active Power Filter Using Multi-Level Hysteresis Band Current Controller, Przegląd Elektrotechniczny, R. 88, NR 11a/2012, 227-231
  • [18] Yingjie He, Peng Liu, Jinjun Liu, Zhaoan Wang. Research the Design Method of Hybrid Cascade Multilevel Structure for the APFs in Moderate-voltage Grid, Przegląd Elektrotechniczny, R. 88, NR 11a/2012, 182-187
  • [19] Xiaonan Lu, Kai Sun, Yiwei Ma, Lipei Huang, and Seiki Igarashi. High Performance Hybrid Cascaded Inverter for Renewable Energy System. Applied Power Electronics Conference and Exposition (APEC), 2011 Twenty-Sixth Annual IEEE, 2011, 1: 970-975
  • [20] Mohan, N., Undeland, T.M., Robbins, W.P.: ‘Power electronics, converters, applications and design’ (JohnWiley and Sons, 2003, 3rd edn.)
  • [21] A.R. Beig, A. Dekka. Experimental verification of multilevel inverter-based standalone power supply for low-voltage and low-power applications. IET Power Electron., 2012, Vol. 5, Iss. 6, pp. 635–643
  • [22] Kouro, S., Lezana, P., Angulo, M., and Rodriguez, J., “Multicarrier PWM with DC link ripple feed-forward compensation for multilevel inverters,” IEEE Trans. Power. Electron., Vol. 22, No. 1, pp. 52–59, January 2008.
  • [23] Du, Z., Tolbert, L.M., Ozpineci, B., Chiasson, J.N.: ‘Fundamental frequency switching strategies of a seven level hybrid cascaded H- bridge multilevel inverter’, IEEE Trans. Power Electron, 2009, 2, pp. 25–33
  • [24] Hammond, P.W.: ‘Enhancing the reliability of modular medium voltage drives’, IEEE Trans. Ind. Electron., 2002, 49, (5), pp. 948–954
  • [25] Sirisukprasert, S., Lai, J.-S., Liu, T.-H.: ‘Optimum harmonic reduction with a wide range of modulation indexes for multilevel converters’,IEEE Trans. Ind. Electron., 2002, 49, (4), pp. 875–881
  • [26] C. Govindaraju & K. Baskaran (2011): Sequential Switching Hybrid Single-carrier Sinusoidal Modulation for Cascaded Multilevel Inverter, Electric Power Components and Systems, 39:4, 303-316
  • [27] IEEE Std 519-1992. IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power System. Piscataway, New Jersey: IEEE Standards Association Press, 2004.
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-69a50791-6025-44a6-946c-98cbe022e239
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.