PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

Verilog-A inductor compact model for the efficient simulation of Class-D VCOs

Autorzy
Treść / Zawartość
Identyfikatory
Warianty tytułu
Języki publikacji
EN
Abstrakty
EN
This paper presents the use of a Verilog-A compact model for integrated spiral inductors, for the simulation of Class-D CMOS oscillators. The model takes into consideration the geometric parameters characterizing the inductor layout, as well as the technological parameters. The accuracy of the model is checked against simulations with ASITIC simulator and limitations of the model are established. The model is integrated into Cadence environment, offering the designer the possibility to efficiently simulate radio frequency blocks considering the non-idealities of both the inductors and the transistors in nanometric technologies. The particular case for a class-D oscillator is illustrated.
Twórcy
autor
  • FCT - Universidade Nova de Lisboa, Portugal
Bibliografia
  • [1] G. Angelov, I. Panayotov, and M. Hristov, „EKV MOSFET model implementation in Matlab and Verilog-A,” „2008 26th Int. Conf. Microelectron. Proceedings, MIEL2008,” no. Miel, pp. 515-518, 2008.
  • [2] A. Akturk, M. Peckerar, K. Eng, J. Hamlet, S. Potbhare, E. Longoria, R. Young, and T. Gurrieri, „Compact modeling of 0 . 35 1 m SOI CMOS technology node for 4 K DC operation using Verilog-A,” Microelectron. Eng., vol. 87, no. 12, pp. 2518-2524, 2010.
  • [3] Z. Yujie, Z. Ning, W. Lihua: „Modeling and Simulation of Operational Amplifier Using Verilog-AMS”, Journal of Theoretical and Applied Information Technology, vol. 50, no. 3, pp. 626-630, 2013.
  • [4] G. Zheng, S. P. Mohanty, and E. Kougianos, „Design and modeling of a continuous-time delta-sigma modulator for biopotential signal acquisition: Simulink vs. Verilog-AMS perspective,” 2012 3rd Int. Conf. Comput. Commun. Netw. Technol. ICCCNT2012, no. July, 2012.
  • [5] Y. Wang, Y. Wang, and L. He, „Sigma-Delta Modulators with Verilog-A,” pp. 1612-1615, 2008.
  • [6] J. Nan, J. Ren, M. Cong, and L. Mao, „Design of PLL behavioral model based on the Verilog-A,” Proc. - 2011 4th IEEE Int. Symp. Microwave, Antenna, Propag. EMC Technol. Wirel. Commun. MAPE 2011, no. 60971048, pp. 380-383, 2011.
  • [7] L. Fanori and P. Andreani, „Class-D CMOS oscillators,” IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3105-3119, 2013.
  • [8] C. Patrick Yue and S. Simon Wong, „Physical modeling of spiral inductors on silicon,” IEEE Trans. Electron Devices, vol. 47, no. 3, pp. 560-568, 2000.
  • [9] P. Pereira, H. Fino, F. Coito, and M. Ventim-Neves, „ADISI- An efficient tool for the automatic design of integrated spiral inductors,” Electron. Circuits, Syst. 2009. ICECS 2009. 16th IEEE Int. Conf, 2009.
  • [10] F. Passos, M. H. Fino, and E. R. Moreno, „Fully Analytical Characterization of the Series Inductance of Tapered Integrated Inductors,” Int. J. Electron. Telecommun., vol. 60, no. 1, pp. 73-77, 2014.
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-6466ab0f-a8cc-4179-8cae-fc41803b447f
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.