Discrete models of the NLFSR generators

• Autorzy: Walczak J. , Stępień R.
• Konferencja: Computer Applications in Electrical Engineering 2011 (11-13.04.2011; Poznań, Polska)
• Języki publikacji: EN

Abstrakty

EN

In this article a class of pseudo random signal generators, build with static nonlinear feedback block, is described. The feedback block function is modeled as a linear combination of sums and products of the register’s taps. A discrete model of the generator is proposed as a nonlinear discrete circuit. The simulation results from Matlab-Simulink and Multisim are shown. Also an experimental results of the example generator on FPGA implementation is shown.

Słowa kluczowe

EN

NLFSR generator; pseudorandom signal generators; pseudorandom number generator

• Wydawca: Wydawnictwo Politechniki Poznańskiej
• Czasopismo: Computer Applications in Electrical Engineering
• Rocznik: 2011
• Tom: Vol. 9
• Strony: 181--189
• Opis fizyczny: Bibliogr. 14 poz., rys.

Twórcy

autor

Walczak J.

• Silesian University of Technology 44-100 Gliwice, ul. Akademicka 10

autor

Stępień R.

• Silesian University of Technology 44-100 Gliwice, ul. Akademicka 10

Bibliografia

• [1] Chen L., Gong G.: Communication Systems Security, Appendix A, Draft, 2008.
• [2] Golomb S. W.: Shift Register Sequences. Laguna Hills, C A Aegean. Park Press, 1982.
• [3] Schneier B.: Kryptografia dla praktyków, Vol. 2, WNT, Warszawa 2002.
• [4] Dubrova E.: How to Speed-Up Your NLFSR-Based Stream Cipher, Royal Institute of Technology (KTH), Stockholm, Sweden, 2009.
• [5] Walczak J., Stępień R.: Modeling of the pseudo random signal generators using digital filters. Proceedings of XXXIII Conference IC-SPETO May, 2010,pp. 85-86.
• [6] Kotulski Z.: Generatory liczb losowych: algorytmy, testowanie, zastosowania, Matematyka Stosowana 2,2001, pp.1-6.
• [7] Mutagi R.N.: Pseudo noise sequences for engineers, Electronics & Communication Engineering Journal,Vol.8 Issue 2, April 1996, pp.79-87.
• [8] J. Massey, “Shift-register synthesis and bch decoding,” IEEE Transactions on Information Theory, vol. 15, pp. 122-127, 1969.
• [9] Walczak J., Stępień R.: Discrete Model of the NLFSR Generators, Proceedings of XVI Conference ZKwE April, 2011,pp. 35-36.
• [10] Walczak J., Stępień R.: Shift Registers with Dynamic Feedback Loop, Proceedings of XXXIV Conference IC-SPETO May, 2011,pp. 125-126.
• [11] Alfke P.: Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators, Xilinx application note, July 7,1996, Vol 1.1.
• [12] Xilinx corporation.: Spartan III family data scheet, http://www.xilinx.com/support/documentation/data_sheets/ds099.pdf
• [13] Kamami development tools, dipPLD module, www.kamami.pl/dl/zl10pld.pdf
• [14] Kamami development tools, mother board for dipPLD modules, www.kamami.com/dl/zl9pld_en.pdf