PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

An Improvement of CMOS Voltage Reference

Wybrane pełne teksty z tego czasopisma
Identyfikatory
Warianty tytułu
PL
Ulepszone źródło napięcia wzorcowego w technologii CMOS
Języki publikacji
EN
Abstrakty
EN
This paper presents a CMOS voltage reference design, which is widely used in electronic circuits, both analog and digital circuits. In the conventional, a CMOS voltage reference circuit design composed of several MOS transistors and complicated circuits, the output voltage cannot be adjusted to any levels. Therefore, in this paper proposed the CMOS voltage reference circuit design technique based on current combination circuit, which it was reduced number of MOS transistors and the proposed circuit is able to operate without complex startup circuit. The performance of the proposed circuit is confirmed through PSPICE simulation results, the circuit can be operated with supply voltage varies from 1.85 - 4 V, the output voltage reference is about 500±2.5 mV at wide temperature range of -58 oC to 120°C, it has very low temperature coefficient of about 61.19 ppm/ °C, and low power dissipation is 5.51 μW.
PL
W artykule opisano ulepszone źródło napięcia wzorcowego w technologii CMOS. W ulepszonej technologii wykorzystuje się mniej tranzystorów a możliwość ustawiania napięcia jest bardziej uniwersalna niż w typowych układach tego typu.
Rocznik
Strony
109--112
Opis fizyczny
Bibliogr. 16 poz., rys., tab., wykr.
Twórcy
autor
  • Mahasarakham University
  • Mahasarakham University
autor
  • Mahasarakham University
  • Rajamangala University of Technology Isan KhonKaen Campus
Bibliografia
  • [1] Oguey H., Aebischer D., CMOS Current Reference Without Resistance, IEEE J. Solid-State Circuits., 32 (1997), No.7, 1132–1135
  • [2] Banba H., et al. A CMOS bandgap reference circuit with sub-1- V operation, IEEE J. Solid-State Circuits., 34 (1999), No. 5, 670–674
  • [3] Huang P., Lin H., Lin Y., A simple subthreshold CMOS voltage reference circuit wit channel-length modulation compensation, IEEE Trans, Circuits Systems II., 53 (2006), No. 9, 882-885
  • [4] Hongprasit S., Sa-Ngiamvibool W., AUrasopon A., Design of Bandgap Core and Startup Circuits for All CMOS Bandgap Voltage Referrence, PRZEGLĄD ELEKTROTECHNICZNY (Electrical Review), 88 (2012), No. 4a, 277-280
  • [5] Crepaldi P., Pimenta T., Moreno R., A CMOS low-voltage lowpower temperature sensor, Microelectronics Journal., 41 (2010), 594-600
  • [6] Crepaldi P., Pimenta T., Moreno R., Zoccal L., Ferreira L., Lowvoltage, low-power Vt independednt voltage reference for bioimplants, Microelectronics Journal., 43 (2012), 43-49
  • [7] Leung K., Mok P., A CMOS voltage reference based on weighted ΔVGS for CMOS low-dropout linear regulators, IEEE J. Solid-State Circuits., 38 (2003), No. 1, 146-150
  • [8] Giustolisi G., Palumbo G., Criscione M., Cutri F., A low-voltage low-power voltage reference based on subthreshold MOSFETs, IEEE J. Solid-State Circuits., 38 (2003), No. 1, 151- 154
  • [9] Dai Y., Comer D., Petrie C., Threshold voltage based CMOS voltage reference, IEE Proc.-Circuits Devices Syst., 151 (2004), No. 1, 58-62
  • [10] Bendali A., Audet Y., A 1-V CMOS Current reference with temperature and process compensation, IEEE Trans. Circuit Syst I., 54 (2007), No. 7, 1424-1429
  • [11] Ferreira L., Pimenta T., Moreno R., A CMOS threshold voltage reference source for very-low-voltage applications, Microelectronics Journal., 39 (2008), 1867-1873
  • [12] Guoyi Y., Xuecheng Z., A novel current reference based on subthreshold MOSFETs with high PSRR, Microelectronics Journal., 39 (2008), 1874-1879
  • [13] Xinquan L., et al., A CMOS piecewise curvature-comensated voltage reference, Journal of Semiconductors., 40 (2009), 39- 45
  • [14] Luca M., et al., A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference, IEEE J. Solid-State Circuits., 46 (2) (2011) 465-474
  • [15] Zhou Z., et al., A CMOS Voltage Reference Based on Mutual Compensation of Vtn and Vtp, IEEE Trans, Circuits Systems II., 59 (6) (2012) 341-345
  • [16] Rajarshi P., Amit P., Trimming process and temperature variation in second-order bandgap voltage reference circuits, Journal of Semiconductors., 42 (2011), 271-276
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-4814f5d8-8ee5-4c2d-81b2-6518c4c1fccd
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.