Synteza automatu Mealy’ego z wbudowanym blokiem pamięci w strukturach programowalnych

• Autorzy: Kołopieńczyk M. , Barkalov A. , Titarenko L.

Warianty tytułu

EN

Synthesis of Mealy FSM with EMB in FPGA structure

• Języki publikacji: PL

Abstrakty

PL

W artykule zostanie przedstawiona metoda umożliwiająca syntezę skończonego automatu stanów typu Mealy’ego z wbudowanym blokiem pamięci (ang. Embedded Memory Blocks, EMB) w strukturach programowalnych typu FPGA. Metoda ta bazuje na przekształceniu strukturalnej tabeli przejść skończonego automatu stanów oraz na kodowaniu elementów podzbioru warunków logicznych. W artykule zostanie zaprezentowany przykład projektowania oraz wstępne wyniki badań.

EN

In this article we propose a method allowing implementing Mealy FSM logic circuits with embedded memory blocks of FPGA chips. The method is based on transformation of FSM structure table and replacement of some logical conditions. Example of design and preliminary results of investigations are given.

Słowa kluczowe

PL

automat Mealy'ego; FPGA; wbudowany blok pamięci; projektowanie; układ logiczny

EN

Mealy automata; FPGA; design; logic circuit

• Wydawca: Wydawnictwo SIGMA-NOT
• Czasopismo: Przegląd Elektrotechniczny
• Rocznik: 2013
• Tom: R. 89, nr 11
• Strony: 109--113
• Opis fizyczny: Bibliogr. 23 poz., rys., tab.

Twórcy

autor

Kołopieńczyk M.

• Uniwersytet Zielonogórski, Instytut Informatyki i Elektroniki

autor

Barkalov A.

• Uniwersytet Zielonogórski, Instytut Informatyki i Elektroniki

autor

Titarenko L.

• Uniwersytet Zielonogórski, Instytut Informatyki i Elektroniki

Bibliografia

• [1] Baranov S., Logic Synthesis for Control Automata, Boston, Kluwer Academic Publishers, 1994
• [2] DeMicheli G., Synthesis and Optimization of Digital Circuits, New York: McGraw – Hill, 1994
• [3] Maxfield C., The Design Warrior’s Guide to FPGAs, Orlando, Academic Press, 2004
• [4] Grout I., Digital Systems Design with FPGAs and CPLDs, Amsterdam: Elsevier, 2008.
• [5] www.altera.com
• [6] www.xilinx.com
• [7] Scholl C., Functional Decomposition with application to FPGA Synthesis, Norwell, Kluwer Academic Publishers, 2001
• [8] Kim T., Vella T., Brayton R., Sangiovanni-Vincentalli A., Synthesis of finite state machines: functional optimization, Boston, Kluwer Academic Publishers, 1997
• [9] Nowicka M., Łuba T., Rawski M., FPGA-based decomposition of Boolean functions. Algorithms and implementation, In Proc. of Sixth International Conference on Advanced Computer Systems, 1999, 502 – 509
• [10] Sutteer G., Todorowich E., Lopez-Buedo S., Boemo E., Lowerpower FSMs in FPGA: Encoding Alternatives, Lecture Notes in Computer Science, 2451 (2002), 363 – 370
• [11] Wu X., Pedram M., Wang L., Multi-code state assignment for low-power design, In: IEEE Proceedings on Circuits, Devices and Systems, Volume 147 (2000), No. 5, 271 – 275.
• [12] Cong J., Yan K. Synthesis for FPGAs with embedded memory blocks, In.: Proceedings of the 2000 ACM / SIGDA 8th International Symposwium on FPGAs, 2000, 75 – 82
• [13] Rawski M., Selvaraj H., Łuba T., An application of functional decomposition in ROM-based FSM implementation in FPGA devices, Journal of System Architecture, 51 (2005), No. 6 – 7, 424 – 434
• [14] Rawski M., Tomaszewicz P., Borowski G., Łuba T., Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks on FPGAs, In: M. Adamski, A. Barkalov, M. Węgrzyn (Editors). Design of Digital Systems and Devices. LNEE 79, Berlin, Springer, 2011, 121 – 144
• [15] Barkalov A.,Titarenko L., Logic Synthesis for FSM-Based Control Units, Berlin, Springer, 2009
• [16] Barkalov A., Multilevel programmable logic arrays schemes for microprogrammed automata, Cybernetics and System Analysis, 30 (1994), No. 4, 489 – 496
• [17] Barkalov A., Titarenko L., Barkalov A., Structural decomposition as a tool for the optimization of an FPGA-based implementation of a Mealy FSM. Cybernetics and system analysis, 48 (2012), No. 2, 313 - 323
• [18] Sklyarov V., Synthesis and implementation of RAM-based finite state machines in FPGAs, In: Proceedings of Conference on Field Programmable Logic, Villach, 2000, 718 – 728
• [19] Tiwari A., Tomko K., Saving power by mapping finite state machines into embedded memory blocks in FPGAs, In: Proceedings of Design Automation and Test in Europe, Volume 2 (2004), 916 – 921
• [20] Garcia-Vargas I., Senhadji-Navarro R., Civit-Balcells A., Guerra-Gutierrezz P., ROM-based finite state machine implementation in low cost FPGAs, In: IEEE International Simposium on Industrial Electronics, Vigo, 2007, 2342 – 2347
• [21] Kubatova H., Becvar M., FEL–Code: FSM Internal State Encoding Method, In: Proceedings of 5th International Workshop on Boolean Problems, 2002, 109 – 114
• [22] Kubatova H., Finite State Machine Implementation in FPGAs, Design of Embedded Control Systems, New York, Springer, 2005, 175–184
• [23] International Workshop on logic synthesis benchmark suite (LGSynth93),http://www.lab13.kuee.kyotou.ac.jp/eda/benchmark/mcnc /benchmarks/LGSynth93/LGSynth93.tar