FPGA Implementation of Turbo Decoders Using the BCJR Algorithm

• Autorzy: Atar O. , Sazli M. H. , İlk H. G.

Warianty tytułu

PL

Implementacja turbo-dekodera na platformie FPGA z wykorzystaniem algorytmu BCJR

• Języki publikacji: EN

Abstrakty

EN

The most challenging design issue for turbo codes, which is a successful channel coding method to approach the channel capacity limit, is the design of the iterative decoders which perform calculations for all possible states of the encoders. BCJR (MAP) algorithm, which is used for turbo decoders, embodies complex mathematical operations such as division, exponential and logarithm calculations. Therefore, BCJR algorithm was avoided and the sub-optimal derivatives of this algorithm such as Log-MAP and Max-Log-MAP were preferred for turbo decoder implementations. BCJR algorithm was reformulated and wrapped into a suitable structure for FPGA implementations in previous works. Previously reformulated BCJR algorithm was implemented and discussed in this paper for several design issues. Implemented system is verified through simulations. It is observed that the BER performance of the proposed algorithm is better than the Log-MAP algorithm as expected. Despite its superior BER performance, the proposed BCJR turbo decoder has a clear throughput disadvantage. For this reason the decoder has been duplicated. This is done by simply inserting another BCJR turbo decoder on the same FPGA platform, enabling two operating decoders at the same time interval. This simple yet effective modification yields almost doubled throughput results compared to the single BCJR decoder.

PL

W artykule przedstawiono koncepcję budowy turbo dekodera opartego na algorytmie BCJR, zaimplementowanego w układzie FPGA. W celu ułatwienia programowania, zastosowano specjalną strukturę opracowanej metody. Ze względu na ograniczenia przepustowości dekodera, zastosowano dwa takie algorytmy, działające na platformie sterującej równolegle. Pozwoliło to na prawie dwukrotne zwiększenie przepustowości.

Słowa kluczowe

EN

duplicated decoder; MAP algorithm; turbo codes; turbocoding

PL

podwójny dekoder; MAP; turbokody; turbo-kodowanie

• Wydawca: Wydawnictwo SIGMA-NOT
• Czasopismo: Przegląd Elektrotechniczny
• Rocznik: 2013
• Tom: R. 89, nr 2b
• Strony: 257--260
• Opis fizyczny: Bibliogr. 8 poz., rys., tab.

Twórcy

autor

Atar O.

• TUBITAK Uzay

autor

Sazli M. H.

• Ankara University

autor

İlk H. G.

• Ankara University

Bibliografia

• [1] Shannon, C. E., “A Mathematical Theory of Communications”, Bell System Technical Journal, Vol. 27, pp.379-423, 623-656, 1948.
• [2] Bahl, L. R., Cocke, J., Jelinek, F., Raviv, J., “Optimal Decoding of Linear Codes for Minimizing The Symbol Error Rate”, IEEE Transactions on Information Theory, Vol. 20, pp. 284-287, 1974.
• [3] Robertson, P., Hoeher P., “Optimal and Sub-Optimal Maximum a Posteriori Algorithms Suitable for Turbo Decoding”, European Transactions on Telecommunications, Vol. 8, pp. 119-125, 1997.
• [4] Atar, O., Sazlı, M.H., İlk, H.G., “FPGA Implementation of Turbo Decoders”, KTTO 2011 11th International Conference on Knowledge in Telecommunication Technologies and Optics, pp. 103-108, Szczyrk, Poland, June 22-24 2011.
• [5] Sazlı, M., H., “Neural Network Implementation of BCJR Algorithm Based on Reformulation Using Matrix Algebra”, IEEE International Symposium on Signal Processing and Information Technology, pp. 832-837, 2005.
• [6] Sazlı, M., H., “Neural Network Implementation of BCJR Algorithm”, Digital Signal Processing, Elsevier, Vol 17; pp. 353- 359, 2007.
• [7] 3GPP, “3GPP Technical Specification”, http://www.3gpp.org, 2010.
• [8] Xilinx, Inc., “3GPP Turbo Decoder v4.0 Product Specification”, Technical Journal, http://www.xilinx.com, 2009.