PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

FPGA-based 2D addressing mode in programmed matrix PWM for multilevel inverter control

Wybrane pełne teksty z tego czasopisma
Identyfikatory
Warianty tytułu
PL
Dwuwymiarowo programowany macierzowy przekształtnik PWM wykorzystujacy układy FPGA
Języki publikacji
EN
Abstrakty
EN
Conventionally, control signals fed to the PWM inverters are produced by electronic hardware or microprocessor. The cost and complexity of hardware implementation are considerable and control algorithms differ for PWM for different levels and topologies is proposed. On-line computation in the microprocessor approach is laborious and time-consuming. These two approaches seem impractical when they are applied to PWM multilevel inverter control. In this paper, programmed matrix PWM based on two dimensional addressing modes for FPGA memories can solve the problems mentioned above and provides easy, fast and steady control. Experimental results are carried out to confirm the high performance of the proposed embedded PWM.
PL
W artykule zaproponowano programowalny macierzowy przekształtnik PWM bazujący na dwuwymiarowym adresowaniu pamięci FPGA. Otrzymano wbudowany moduł PWM znacznie prostszy od typowych rozwiazań.
Rocznik
Strony
128--134
Opis fizyczny
Bibliogr. 17 poz., rys.
Twórcy
autor
  • Laboratory of Robotics, Informatics and Complex Systems (RISC) ENIT, Tunis,Tunisia
  • Higher institute of information and communication technologies of Borj Cedria, Technopole borj cedria, 2050 Hammam-Lif – Tunis,Tunisia
  • Laboratory of Robotics, Informatics and Complex Systems (RISC) ENIT, Tunis,Tunisia
autor
  • Laboratory of Robotics, Informatics and Complex Systems (RISC) ENIT, Tunis,Tunisia
  • Higher institute of information and communication technologies of Borj Cedria, Technopole borj cedria, 2050 Hammam-Lif – Tunis,Tunisia
autor
  • Laboratory of Robotics, Informatics and Complex Systems (RISC) ENIT, Tunis,Tunisia
  • Higher institute of information and communication technologies of Borj Cedria, Technopole borj cedria, 2050 Hammam-Lif – Tunis,Tunisia
Bibliografia
  • [1] Lopez O., Alvarez J.,Doval-Gandoy J.,Freijedo F.D.,Nogueiras A., Lago A., Penalver C.M., Comparison of the FPGA Implementation of Two Multilevel Space Vector PWM Algorithms, IEEE Transactions on industrial electronics, 55(2008),no. 4, 1537 - 1547
  • [2] Fan S., Zhang K., XiongJ., Xue Y., An Improved Control System for Modular Multilevel Converters with New Modulation Strategy and Voltage Balancing Control, Power Electronics, IEEE Transactions on , 30(2015), no 1, 358 – 371
  • [3] Charles I.O., Damian B.Ni.,Emeka S.O.,Three-phase,Five-level Multi-level Inverter Topology, Electric Power Components and Systems, 40( 2012),no 13,1522-1532
  • [4] Rao S .N., Kumar D. V..A.., Babu C.S.,New multilevel inverter topology with reduced number of switches using advanced modulation strategies, IEEE Conference Publications, (2013), 693 - 699
  • [5] Knaub V., Model based code generating of VHDL code for DSP applications, Diploma Thesis, Cologne University of Applied Sciences ( 2010).
  • [6] Dubey R., P. Agarwal, and M. K. Vasantha, “Programmable logic devices for motion control, IEEE Trans. Ind. Electron., 54(2007), no. 1, 559–566,
  • [7] Koutroulis E., Dollas A.,Development of an FPGA-Based SPWM Generator for High Switching Frequency DC/AC Inverters, Power Electronics, IEEE Transactions, 29(2014), no1, 356 – 365
  • [8] Dariusz S.,Przemysław C., Artur M., Rafał M., Marian P. K., DSP - FPGA Based Computing Platform for Control of Power Electronic Converters, Przegląd Elektrotechniczny, 91(2015), no 12, 1-6
  • [9] Aguirre M.P., Calvino L.,Valla M.I.,Multilevel Current-Source Inverter With FPGA Control, Industrial Electronics, IEEE Transactions on ,60(2012), 13-10
  • [10] Chandrasekaran S., Rama M., FPGA Based Implementation of Amplitude Modulated Triangular Carrier PWM, Przegląd elektrotechniczny,87 (2013) no.7, 41-43
  • [11] Tamer H. A., Khaled M.N.,Optimal PWM Control of a New Generalized Family of Multilevel Inverters, Electric Power Components and System, 36( 2007), 73-92
  • [12] Amara A., Amiel F., Ea T., FPGA VS. ASIC for low power application, Microelectronics, Journal 37(2006) 669-677
  • [13] Monmasson E, Cirstea M. N.,FPGA Design Methodology for Industrial Control Systems-A Review, IEEE Trans. Ind. Electron., 54(2007) no. 4,1824-1842
  • [14] Spataru L., Floricau. D.,Ionescu. F., FPGA control for threelevel static power converters, U.P.B. Sci. Bull., Series C, 73(2011) no 4, 66-72
  • [15] Georgi K., Stamatis V., and Jos.T.J.E., A 2D addressing mode For multimedia Applications, Embedded Processor Design Challenges 2268( 2002), 291-306
  • [16] Karuppanan P., Mahapatra K.K.,FPGA based cascaded multilevel pulse width modulation for single phase inverter, Environment and Electrical Engineering (EEEIC), (2010) 9th International Conference Publication, (2010), 273 - 276
  • [17] Jens O. K., Markus H., Andreas R., Rolf R., FPGA-based Control of Three-Level Inverters, PCIM Europe, Nuremberg, Germany (2011), 394-400
Uwagi
Opracowanie ze środków MNiSW w ramach umowy 812/P-DUN/2016 na działalność upowszechniającą naukę (zadania 2017).
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-190ee959-c19b-409f-a65a-5c0c98407e3e
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.