Packet dispatching schemes supporting uniform and nonuniform traffic distribution patterns in MSM Clos-network switches

• Autorzy: Kleban J.
• Języki publikacji: EN

Abstrakty

EN

In this paper new packet dispatching schemes for efficient support of the uniform as well as the nonuniform traffic distribution patterns in Memory-Space-Memory (MSM) Closnetwork switches are presented. Three such schemes, called Static Dispatching-First Choice (SD-FC), Static Dispatching-Optimal Choice (SD-OC) and Input Module (IM)-Output Module (OM) Matching (IOM), are proposed and evaluated. The algorithms are able to unload the overloaded input buffers employing a central arbiter. This effect is a desirable feature especially for effective support of the nonuniform traffic distribution patterns. We show via simulation that the proposed schemes deliver very good performance in terms of throughput, cell delay, and input buffers size under different traffic distribution patterns. The results obtained for the proposed algorithms are compared with the results obtained for selected request-grant-accept iterative packet dispatching schemes.

Słowa kluczowe

EN

Clos-network; packet scheduling; packet switching; virtual output queuing

• Wydawca: Publishing House of Poznan University of Technology
• Czasopismo: Advances in Electronics and Telecommunications
• Rocznik: 2010
• Tom: Vol. 1, no. 2
• Strony: 35--41
• Opis fizyczny: Bibliogr. 14 poz., rys.

Twórcy

autor

Kleban J.

• Faculty of Electronics and Telecommunications, Chair of Communication and Computer Networks, Poznan University of Technology, Poznan

Bibliografia

• [1] J. Chao and B. Liu, High Performance Switches and Routers. New Jersey: Wiley, Hoboken, 2007.
• [2] K. Yoshigoe and K. J. Christensen, “An evolution to crossbar switches with virtual ouptut queuing and buffered cross points,” IEEE Network, vol. 17, no. 5, pp. 48–56, 2003.
• [3] E. Oki, R. Rojas-Cessa, and H. J. Chao, “A pipeline-based approach for maximal-sized matching scheduling in input-buffered switches,” IEEE Commun. Lett., vol. 5, no. 6, pp. 263–265, 2001.
• [4] E. Oki, Z. Jing, R. Rojas-Cessa, and H. J. Chao, “Concurrent round-robin-based dispatching schemes for Clos-network switches,” IEEE/ACM Trans. on Networking, vol. 10, no. 6, pp. 830–844, 2002.
• [5] R. Rojas-Cessa and H. J. Chao, “Maximum weight matching dispatching scheme in buffered Clos-network packet switches,” in Proc. of IEEE International Conference on Communications, ICC 2004, Paris, France, 2004, pp. 830–844.
• [6] K. Pun and M. Hamdi, “Dispatching schemes for Clos-network switches,” Computer Networks, no. 44, pp. 667–679, 2004.
• [7] Y. Jiang and M. Hamdi, “A fully desynchronized round-robin matching scheduler for a VOQ packet switch architecture,” in Proc. of IEEE High Performance Switching and Routing, HPSR 2001, May 2001, pp. 407–411.
• [8] J. Y. Hui and E. Arthurs, “A broadband packet switch for integrated transport,” IEEE J. Sel. Areas Commun., vol. 5, no. 8, pp. 1264–1273, Oct. 1987.
• [9] C. B. Lin and R. Rojas-Cessa, “Frame occupancy-based dispatching schemes for buffered three-stage Clos-network switches,” in Proc. of 13th IEEE International Conference on Networks 2005, 2005.
• [10] R. Rojas-Cessa and C. B. Lin, “Scalable two-stage Clos-network switch and module-first matching,” in Proc. of High Performance Switching and Routing, HPSR 2006, 2006, pp. 303–308.
• [11] J. Kleban and A. Wieczorek, “CRRD-OG – a packet dispatching algorithm with open grants for three-stage buffered Clos-network switches,” in Proc. of High Performance Switching and Routing, HPSR 2006, 2006, pp. 315–320.
• [12] J. Kleban, M. Sobieraj, and S. Węclewski, “The modified MSM Clos switching fabric with efficient packet dispatching scheme,” in Proc. of IEEE High Performance Switching and Routing, HPSR 2007, New York, May 2007.
• [13] J. Kleban and H. Santos, “Packet dispatching algorithms with the static connection patterns scheme for three-stage buffered Clos-network switches,” in Proc. of IEEE International Conference on Communications, ICC-2007, Glasgow, UK, Jun. 2007.
• [14] J. Kleban and M. Sobieraj, “Delayed response of central arbiter in threestage bufferless Clos-network switches,” in Proc. of 5th Polish-German Teletraffic Symposium, PGTS 2008, Berlin, Oct. 2008, pp. 51–60.