Abstract:
In this paper a new method of linearized settling error calibration for a pipeline A/D converter is proposed. The pipeline A/D converter employs non-slewing amplifiers for linearizing the settling error. A prototype 15b pipeline A/D converter was fabricated in 0.25 μm process. The calibration is carried out by adjusting gradients and offsets of the linearized settling error. The calibration of the settling error improves the SNDR and SFDR from 68 dB and 74 dB to 72 dB and 88 dB, respectively, at 35MS/s.

Keywords: CMOS integrated circuit, pipeline A/D converter, non-slewing amplifier, settling error, calibration

1. Introduction
Analog-to-digital converters (ADCs) are one of the important building blocks in modern electronics systems, which can transfer from analog information to digital signals profoundly affects system architectures. Among them, pipeline ADCs are widely used for various applications, which require analog-to-digital converters with high speed (>10MSPS), medium resolution (8-14b) and reasonable low power dissipation. With the need of increased speed and integration density in the state-of-the-art digital IC systems, recent digital CMOS technology is continuously down-scaling into submicron region. Even though digital systems are well following this trend of technology in terms of area and power, analog designs are faced with the design challenge of voltage headroom which invokes deterioration of power efficiency and speed.

In order to relax inherent problems of analog design, digitally assisted architectures which seem to have been focusing on various nonlinear calibration schemes are recently reported [1]-[4]. In this work, we propose linearized settling error calibration with non-slewing amplifiers.

2. Linearized Settling Error Correction
The general errors of the pipeline A/D converter can be categorized into linear error and non-linear error. Capacitor mismatch and finite gain error of amplifiers can be regarded as linear errors in pipeline A/D converter. On the other hand, one of the non-linear errors is incomplete settling error which makes power efficiency worse and difficult to apply calibration. In order to make this settling error feasible to apply calibration, we need to linearize this non-linear error. In this section, a design technique to alleviate non-linearity of settling error and mathematical formulation of the proposed calibration is described.

2.1. Non-slewing Amplifier
The non-linearity of the settling error is mainly caused by the slewing of amplifiers. A capacitance-coupling push-pull amplifier shown in Fig. 1 can suppress the slewing in transient response, and provide large output current with little static power dissipation. The gates of MP1 and MN1 are capacitively coupled to the input, which work as level shifters for the input signal to drive MP1 and MN1 complementarily.

![Fig. 1. Non-slewing amplifier.](image)

2.2. Errors in Digital Domain
Fig. 2 shows the voltage transfer curve and settling errors. The i-th stage residue voltage is expressed as

\[
V_{\text{out}}[i] = V_{\text{in}}[i] \left(1 - E_e[i]\right) \left(1 + \frac{2 + a}{4r} \right) \left(1 + \frac{1}{4r} \right) \left(1 + \frac{a}{4r} \right)
\]

where, \(E_e[i]\) is the settling error [%], \(A_F\) is finite gain error and \(a_i\) is capacitor mismatch factor of the i-th stage. All values are represented by digital domain. Equivalently, (1) can be approximated to

\[
V_{\text{out}}[i] = V_{\text{in}}[i] \left(1 + g\right) \left(2 + a\right) - D \cdot V_{\text{REF}}[i] \left(1 + g\right) \left(1 + a\right)
\]
where, \((1+g_0) = (1-E_{d0}[i])/(1+(a+2)/A_o)\). Using (2), the error in digital domain is expressed as

\[ E_d = D_{V_{REF}}[i] \alpha k - V_{IN}[i] y_i \]  

(3)

where, \(\alpha = g_o + a(1+g_0)\) and \(y_i = 2g_o + a(1+g_0)\). By subtracting summed all stage error values from digital output code, error corrected final digital output can be obtained.

Fig. 3 depicts a block diagram of data processing. Error correction logic has been implemented off chip on a PC. Fig. 4 shows the two types of pre-estimated settling error applying to error correction algorithm. Each definition of settling error is divided into three regions depending on the input value of each stage. According to Fig. 4 (a) which assumes same shape in each three regions, each three region have same gradient. The settling error in this case can be expressed,

\[ E_{st}[i] = \begin{cases} 
G \times V_{IN}[i] & (D = -1) \\
G \times V_{IN}[i] & (D = 0) \\
G \times V_{IN}[i] & (D = 1) 
\end{cases} \]  

(4)

where, \(G\) is a gradient of each region.

2.3. Error Correction Algorithm

Fig. 3 depicts a block diagram of data processing. Error correction logic has been implemented off chip on a PC. Fig. 4 shows the two types of pre-estimated settling error applying to error correction algorithm. Each definition of settling error is divided into three regions depending on the input value of each stage. According to Fig. 4 (a) which assumes same shape in each three regions, each three region have same gradient. The settling error in this case can be expressed,

\[ E_{st}[i] = \begin{cases} 
G_1 \times V_{IN}[i] - \text{Offset}_1 & (D = -1) \\
G_2 \times V_{IN}[i] - \text{Offset}_2 & (D = 0) \\
G_3 \times V_{IN}[i] - \text{Offset}_3 & (D = 1) 
\end{cases} 
\]  

(5)

where, \(G_1\), \(G_2\) and \(G_3\) are the gradients of each region and \(\text{Offset}_1\), \(\text{Offset}_2\) and \(\text{Offset}_3\) are the offsets of each region, respectively.

Fig. 4. Settling error definition.

3. CMOS Prototype Design

The pipeline A/D converter uses a SHA-less 1.5b front-end stage with non-slewing amplifier, followed by 1.5b stages from 2 to 16, and 2b flash stage at the end. The prototype A/D converter was fabricated in a 2.5 V, 0.25 μm, 5M1P CMOS technology. Capacitors are implemented using metal-insulator-metal (MIM) structures. It occupies an active area of 1.6 mm\(^2\)x4.0 mm\(^2\). All measurements are performed on the chip-on-board (COB). The chip microphotograph is shown in Fig. 5.
calibration of linearized settling error is accomplished by the gradients and the offsets of settling error. Experimental results show that the calibration improves the SNDR and SFDR of the prototype A/D converter 4 dB and 14 dB, respectively, at a sample rate of 35MS/s. But it shows severe degradation in both of SNDR and SFDR over 35 MHz of sampling frequency. It invokes that even though the performance is enhanced by calibration, the high sampling frequency raise the noise floor. Due to increased noise floor, it is not enough to prevent performance keeps going down by calibration of linearized settling error over 40MS/s.

ACKNOWLEDGMENTS
This work is supported by Semiconductor Technology Academic Research Center (STARC) and VLSI Design and Education Center (VDEC), the university of Tokyo in collaboration with Cadence Design Systems, Inc., Synopsys, Inc., and Metor Graphics, Inc.

AUTHORS
Sung-Wook Jun*, Keita Yasutomi, Shinya Itoh and Shoji Kawahito

REFERENCES