A family of high-power multilevel switched capacitor-based resonant DC-DC converters – operational parameters and novel concepts of topologies

R. STALA*, S. PIRÓG, A. PENCZEK, A. KAWA, Z. WARADZYN, A. MONDZIK, and A. SKAŁA
Faculty of Electrical Engineering, Automatics, Computer Science and Biomedical Engineering
AGH University of Science and Technology, 30 Mickiewicza Av., 30-059 Krakow, Poland

Abstract. This paper presents the concept of topologies and investigation results of switched-capacitor voltage multipliers designed for application in high power systems. The analyzed family of multilevel converters includes established topologies as well as novel concepts. The application of thyristors as well as the invention of novel concepts of multiplier topologies and appropriate control make it possible to achieve high efficiency, high voltage gain, reliable and simple DC-DC converters for high power systems. Based on analytical models of the SCVMs, the paper presents a discussion of the selection of components and the efficiency of the converters as a function of converted power as well as the voltage range on the input and the output side. The results are supported by computer simulations and demonstrative experimental tests.

Key words: DC-DC converter, high power converter, resonant converter, high voltage gain, zero-current switching.

1. Introduction

The DC-DC voltage conversion is required in a huge number of applications; thus, a considerable progress in development of new topologies and systems of the DC-DC converters is presently observed. One of the crucial issues for DC-DC converters is increasing the voltage and power range which can be used, for instance, in such applications as DC grids interconnection, utilization of renewable energy power plants and DC loads. A high power converter should be characterized by high reliability and high efficiency; thus, the application of suitable switches as well as simple topology and control is a great advantage. The proposed topologies in the family of multilevel resonant switched capacitor voltage multipliers (SCVM) meet these requirements.

The application of the switched capacitor (SC) technology in power electronic converters has been addressed in scientific papers for years [1, 2]. However, a substantial development of the power converters supported by the SC technology is still observed. In the DC-DC conversion area, a number of topologies, concepts and families of the SC converters are proposed in [3–28]. For many high power applications, in kilowatt range, many new, attractive conversion methods based on SC converters are presented [3–16].

The SC converters operate using the principle of charge pumps and usually contain a large number of switches. However, high efficiency can be achieved in the SC converters by the application of resonant operation [4, 15]. The SC converters can also be designed in an efficient way thanks to an appropriate selection of passive and active components [4, 16]. The selection of the parameters of the passive components for an SCVM is a complex process and it should be done considering the switch technology, power and required efficiency, which is demonstrated in [16].

The SCVM topology is suitable for the application of thyristors as active switches [3, 4, 15]. Furthermore, the ability of bidirectional voltage blocking makes it possible to further optimize the SCVMs, as presented in [4, 26, 27], where the reduction of the number of switches is demonstrated in the topology called RSCVM. The application of thyristors creates possibilities for DC-DC conversion in resonant mode topology at high power, voltages and currents, owing to extremely high parameters of the thyristors. The resonant-mode operation is advantageous, because it makes turning-off the switches possible and assures zero current switching (ZCS) [4].

This paper, in Section 2, presents an analysis of the thyristor-based SCVM related to feasibility of the converter for high power application (Fig. 1a). The analytical results reach 500 kilowatts power, which makes it possible to demonstrate, in figures, the efficiency, range of currents as well as the value of LC parameters. Next, in Section 3, the thyristor-based topologies suitable for high power operation are presented (Figs. 1b, 1c, 1d). The evolution of the SCVM, presented in [4] is also
analyzed here (Fig. 1b) with the original results of analysis reaching 500 kW of power. This Section also presents two novel topologies in the family of the high power DC-DC converters with the basic description of the operation principle and the assessment of prospective advantages.

2. Concept of operation and composition of the SCVM

The general concept of an SCVM converter is presented in Fig. 1. The topology makes it possible to boost the input voltage by charging the output capacitor by series connected switched capacitors and the input source. The switched capacitors are previously charged by a parallel connection to the source. A general description of the operation of the SCVMs can be found in [4, 15, 16].

The current and voltage of the capacitors during charging are

\[
i_{C1}(t) = \frac{U_{in} - U_{Cmin}}{\rho_1} \sin \omega_1 t = I_{Ims} \sin \omega_1 t \quad (1)
\]

\[
u_{C1}(t) = U_{in} - (U_{in} - U_{Cmin}) \cos \omega_1 t \quad (2)
\]

\[
\rho_1 = \sqrt{\frac{L}{nC}}, \quad \omega_1 = \frac{1}{\sqrt{nLC}} \quad (3)
\]

where: \(U_{in}\) is the supply voltage, \(n\) is numbers of cells, \(U_{Cmin}\) is the minimum voltage across capacitor \(C\), \(\rho_1\) is the characteristic impedance of the series \(LC\) circuit during charging, \(\omega_1\) is the angular resonant frequency of the series \(LC\) circuit during charging.

Maximum capacitor voltage is for \(\omega_1 t = \pi\) (end of charging) and \(U_{Cmin} = 0\):

\[
U_{Cmax} = 2U_{in}. \quad (4)
\]

Maximum capacitor current is equal to:

\[
I_{Cmax} = \frac{U_{in}}{\rho_1}. \quad (5)
\]

During discharging, the current and voltage of each capacitor are equal to:

\[
i_{CII}(t) = \frac{U_{out} - U_{in} - nU_{Cmax}}{\rho_{II}} \sin \omega_{II} t = I_{IIms} \sin \omega_{II} t, \quad (6)
\]

\[
u_{CII}(t) = \left( U_{Cmax} - \frac{U_{out} - U_{in}}{n} \right) \cos \omega_{II} t + \frac{U_{out} - U_{in}}{n}, \quad (7)
\]

\[
\rho_{II} = \frac{nL}{\sqrt{C}}, \quad \omega_{II} = \sqrt{nLC} \quad (8)
\]

where: \(U_{out}\) is the output voltage, \(U_{Cmax}\) is the maximum voltage across capacitor \(C\), \(\rho_{II}\) is the characteristic impedance of the series \(LC\) circuit during discharging, \(\omega_{II}\) is the angular resonant frequency of the series \(LC\) circuit during discharging.

From the above analysis, it follows that the converter has the following voltage gain and power:

\[
U_{out} = (n + 1)U_{in}, \quad (9)
\]

\[
P = 2CU_{in}(U_{Cmax} - U_{in})(n + 1)f, \quad (10)
\]

where \(f\) is the switching frequency equal to \(1/T\).
A family of high-power multilevel switched capacitor-based resonant DC-DC converters – operational parameters...

Maximum power occurs for full recharging of the capacitors:

\[ P_{\text{max}} = 2CfU_{\text{in}}^2(n + 1) \]  

(11)

Calculating efficiency should take into account power dissipation in the semiconductors, inductor and capacitors as well as the relation \( t_d/t_{ps} \) [4]:

\[ \eta \approx 1 - \frac{\Delta U_T(n + 2) + n\Delta U_D}{U_{\text{in}}(n + 1)} - \frac{nC}{4L} \left( R_L + R_C \right) \left( 1 + \frac{n}{n+1} \frac{2t_d}{t_{ps}} \right) \]  

(12)

where: \( \Delta U_T \) is the voltage drop across a thyristor, \( \Delta U_D \) is the voltage drop across a diode, \( R_L \) is the resistance of the inductor, \( R_C \) is the resistance of a capacitor, \( t_{ps} \) is the charging time, \( t_d \) is the time required for turn-off of the thyristors (Fig. 2c).

The capacitance and inductance can be calculated based on maximum power \( P_{\text{max}} \), input voltage \( U_{\text{in}} \), number of cells \( n \) and times \( t_d \) and \( t_{ps} \) [4]:

\[ C = \frac{P_{\text{max}}t_{ps}}{nU_{\text{in}}^2} \left( \frac{t_{ps}}{t_d} + \frac{2n}{n+1} \right) \]  

(13)

\[ L = \frac{1}{nC} \left( \frac{t_{ps}}{\pi} \right)^2 \]  

(14)

3. Feasibility of the high power SCVM

3.1. The concept of practical realization of a high power voltage multiplier. In a practical realization, an SCVM can be achieved with the use of commercially available switches. However, there can be significant differences in the realization between the low power low voltage converters and the high power and high voltage SCVMs. Low power SCVMs operating below 600 V on the output can be achieved as high frequency MOSFET-based converters. Such type of converters is analyzed in details in [15, 16], where the problems of selection of components, feasibility, an impact of parasitic components as well as efficiency are presented. High power SCVMs as well as other switched capacitor converters need specific approach. One of the ideas presented in [4] is an implementation of thyristors for such a topology (Fig. 1a) to achieve benefits that follow from the voltage and current parameters of such switches, reliability, fault tolerant operation, simplicity of driver circuits. The high power solution of SCVMs has an input choke introduced as a part of resonant circuit (in contrary to the high frequency solution where the resonant circuit can utilize fragmented inductances achieved as air chokes and parasitic ones), and a converter in such a topology will be analyzed further. Fig. 3 presents experimental results, which confirm the feasibility of the SCVM in the thyristor technology.

3.2. Voltage stresses on the semiconductor switches. All the conventional switches as well as WBG-types can be used for SCVM converters. The selection of switches is determined by many aspects but one of the major ones is the voltage and cur-
rent stress. Fig. 4 presents voltage stresses in the ideal SCVM under the conditions where the voltage on the switches reaches the peak value. It is determined by the state of other switches and voltages on the switched capacitors. From the results presented in Fig. 5, it follows that the voltage distribution is not equal. The thyristors can experience a negative as well as a positive voltage stress in the off-state.

3.3. Current stresses on the switches in the SCVM. The current in the SCVM is shared between the switches during the charging stage; thus, it can be much lower than the input current:

$$I_{SAV} = \frac{P_{in}}{U_{in}(n+1)}$$ (15)

The thyristors in the discharging circuit have the same current value [4].

3.4. Selection of suitable switches for the SCVM. Suitable switch selection for a SCVM depends on the voltage ratio and power of the converter. MOSFET and SiC switches can be very attractive for lower voltage ratio of the converter (up to 600 V and 1700 V, respectively). For higher voltages, the converter can be configured with the use of thyristors. The thyristors have
A family of high-power multilevel switched capacitor-based resonant DC-DC converters – operational parameters...

Table 1
High power switches and evaluation for application in SCVM

<table>
<thead>
<tr>
<th>Switch available on the market</th>
<th>Blocking voltage range [V] (approx.)</th>
<th>Range of current [A] (approx.)</th>
<th>Maximal output voltage of SCVM [V]</th>
<th>Factor affecting an additional delay between switching cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiC Mosfet</td>
<td>1700</td>
<td>1200</td>
<td>1700</td>
<td>–</td>
</tr>
<tr>
<td>IGBT</td>
<td>6500</td>
<td>750</td>
<td>6500</td>
<td>Tail of current</td>
</tr>
<tr>
<td>Fast thyristors</td>
<td>2000 (1200)</td>
<td>2100 (1500)</td>
<td>2000</td>
<td>Turn-off time (approx. 15–20 us) 80us</td>
</tr>
<tr>
<td>Standard thyristors</td>
<td>7500</td>
<td>3500</td>
<td>9500</td>
<td>Turn-off time (approx. 0.1–1 ms)</td>
</tr>
</tbody>
</table>

Good switching-off conditions in the SCVM due to ZCS operation. A problem can arise due to turn off-time, which causes that a specific delay between switching cycles is required. Owing to current sharing in the SCVM, the current stress of the switches is not a critical issue for their selection.

4. Thyristor-based high power SCVMs’ operational parameters

4.1. Switched capacitor and resonant choke selection. The selection of components for the MOSFET-based SCVMs is analyzed in depth in [16]. The configuration of the thyristor-based SCVMs varies from that of the MOSFET-based converters, because the thyristor-based high power converters operate with lower frequency, require larger switched capacitors and discrete chokes (in contrary to PCB-type air chokes utilized in high frequency SCVMs).

The switched capacitors can be deeply discharged (to nearly zero voltage), which makes the converter optimized. Under such conditions, the relationship between the switched capacitors, operating frequency, inductance, power and parameters of switches becomes extremely important, e.g. (13, 14) and Fig. 7.

Fig. 7. Analytical results in the 500 kW range of power for SCVM converter. $U_{in} = 600$ V, $U_{out} = 3000$ V

Fig. 8. Simulation results (Matlab/Simulink) of the operation of a 500 kW SCVM – waveforms of the input and output currents and voltage...
4.2. Efficiency of the thyristor-based SCVM. In [4], an efficiency vs. power for the 1 kW SCVM it presented. However, the efficiency is a function of many parameters such as resistances, input voltage, forward voltages of switches and diodes, as well as the dead-time, which is demonstrated in Fig. 10 in the range of 500 kW according to (12). The last parameter, namely the dead time, has a very important impact on the efficiency.

Fig. 9. Simulation results (Matlab/Simulink) of the operation of a 500 kW SCVM – current and voltage waveforms of the switched capacitors

Fig. 10. Analytical results in the 500 kW range of power for SCVM converter. $U_{in} = 600$ V, $U_{out} = 3000$ V, $n = 4$, variables $t_d = 100 \div 800$ [µs] and inductance $L_{SCVM} = \text{const}$

5. Evolution of the topology concepts in high power DC-DC SC-based systems

5.1. SCVM with a reduced number of switches (RSCVM). Figure 11 presents the concept of the thyristor-based SCVM with a reduced number of switches (RSCVM) [4]. The major advantage of the RSCVM is an operation without switches in the discharging branches. However, the lower recharging frequency of the switched capacitors, lower frequency of the output capacitor charging, as well as lower efficiency are its disadvantage. Figure 11 to Fig. 16 present results related to the operation of the RSCVM: analytical ones (Fig. 11), simulations (Figs. 12–15), and experimental tests based on a 1 kW model (Fig. 16).
A family of high-power multilevel switched capacitor-based resonant DC-DC converters – operational parameters...

Fig. 12. Analytical results in the 500 kW range of power for RSCVM converter. \( U_{in} = 600 \, V \), \( U_{out} = 3000 \, V \)

Fig. 13. Simulation results (Matlab/Simulink) of the operation of a 500 kW RSCVM – waveforms of the input and output currents and voltage

Fig. 14. Simulation results (Matlab/Simulink) of the operation of a 500 kW RSCVM – current and voltage waveforms of the switched capacitors
5.2. The concept of the thyristor-based SCVM with higher frequency and reduced number of switches (HFRSCVM).

Figure 17 presents the concept of the thyristor-based SCVM with higher frequency and reduced number of switches (HFRSCVM) [26], which represents a compromise between the SCVM and RSCVM. In comparison to the RSCVM, the converter is able to achieve the charging cycle in many cells simultaneously. Thus, the converter has bigger frequency of operation, which makes it possible to limit the current stresses and volume of passive components. Figures 18–20 present simulation results where the particular waveforms of power components are demonstrated.
A family of high-power multilevel switched capacitor-based resonant DC-DC converters – operational parameters...

5.3. The concept of the thyristor-based voltage multiplier in full-bridge configuration. The thyristor-based voltage multiplier in the full-bridge configuration (Fig. 21a) operates in two modes. In mode I, the switched capacitor $C$ is being charged using $n$ current pulses (Figs. 21b, 21c, 23, 24). In mode II (Fig. 21d for odd $n$, and Figs. 21d and 21e consecutively – for even $n$) the output capacitor is being charged and a part (or all) of the energy stored in capacitor $C$ is transferred to the output capacitor $C_{out}$.

Basic equations for steady-state operation, valid for initial voltage across capacitor $C$ in the range of $0 \leq U_{in} \leq U_{in}$, are presented below. It has been assumed that the power electronic switches and the other components of the converter are ideal, and the input ($U_{in}$) and output ($U_{out}$) voltages are constant.

Fig. 21. Thyristor-based voltage multiplier in full-bridge configuration (FBVM) – circuit diagram and current paths

Fig. 20. Simulation results (Matlab/Simulink) of the operation of a 500 kW HFRSCVM – waveforms of curents and voltages of the thyristors

Fig. 19. Simulation results (Matlab/Simulink) of the operation of a 500 kW HFRSCVM – current and voltage waveforms of the switched capacitors
The conduction times of the thyristors for $n = 4$ are shown in Fig. 22. $T_S$ (16) is the switching cycle, comprising $n$ pulses of charging the switched capacitor $C$ and one pulse charging the output capacitor $C_{out}$, and

$$T_S = 1/f_S = (n + 1)(t_p + t_d); \quad t_p = \pi \sqrt{LC}; \quad t_d \geq t_q \quad (16)$$

where $t_p$ is the duration of each current pulse, $t_q$ is the time necessary for turn-off of the thyristors; $t_d$ is the turn-off time of the thyristors (a physical parameter of a device).

For $n = 4$, the thyristor conduction sequence is $[(T_2T_3), (T_3T_4), (T_1T_2), (T_2T_1)]$, $[(T_1T_2), (T_2T_3), (T_3T_4), (T_4T_1)]$. This sequence, in which the conduction order of the thyristors is different in two consecutive cycles (Fig. 22), is necessary for even $n$, to ensure the same direction of the initial condition $U_{in}$ of the voltage across capacitor $C$ with regard to the input voltage at the beginning of each cycle. However, in the case of odd $n$, the conduction order of the thyristors is the same in each switching cycle $T_S$.

The amplitude of the last current pulse $n$ in mode I is

$$I_{pnm} = |I_{Cnm}| = \frac{(2n - 1)U_{in} - U_01}{\rho} \quad (17)$$

where $I_{pnm}$ is the amplitude of the current through the thyristors, $I_{Cnm}$ is the amplitude of the switched capacitor current, $U_{01}$ is the initial condition of voltage across capacitor $C$ at the beginning of each cycle, and $\rho = \sqrt{L/C}$ is the characteristic impedance of the $LC$ circuit.

The amplitude of the current pulse charging the output capacitor (mode II) is given by

$$I_{Coutnm} = \frac{nU_{in} - U_01}{\rho} \quad (18)$$

The output voltage is

$$U_{out} = (n + 1)U_{in} \quad (19)$$

Maximum voltage across capacitor $C$ equals

$$U_{Cm} = 2nU_{in} - U_{01} \quad (20)$$

with its highest value at $U_{01} = 0$ expressed by

$$U_{Cmax} = 2nU_{in} \quad (21)$$

Power of the inverter is equal to

$$P = \frac{2C}{T_e} U_{in}^2 (nU_{in} - U_{01}) = 2(n+1)CfSU_{in}^2 \quad (22)$$

Maximum power occurs at $U_{01} = 0$

$$P_{max} = \frac{2nC}{T_e} U_{in}^2 = 2(n+1)CfSU_{in}^2 \quad (23)$$

For set values of $n, U_{in}, C, f_S$ and $P$, the initial condition can be calculated from (22)

$$U_{01} = nU_{in} - \frac{P}{2(n+1)CfSU_{in}} \quad (24)$$

The converter can operate correctly at a constant frequency in the way described above for

$$0 \leq U_{01} \leq U_{in} \quad (25)$$

For $U_{01} = 0$ (largest load), capacitor $C$ reaches maximum voltage (21) and then fully discharges transferring all the energy to $C_{out}$. Therefore, the power in this case is maximum. Simulated waveforms for this case are shown in Fig. 23. The value of capacitance $C$ in the simulation has been chosen higher than that calculated theoretically, to obtain the assumed power.
of 500 kW under consideration of voltage drops in the circuit. The inductance has been decreased accordingly, to maintain the constant duration \( t_p \) of each current pulse.

For \( U_{01} = U_{in} \) (lightest permissible load – Fig. 24) there is no current in the first time interval \( t_p + t_d \) (compare Fig. 23 and Fig. 24) and the capacitor charges finally to voltage \( U_{cm} = (2n - 1)U_{in} \) (20), which is lower than that in the previous case with \( U_{01} = 0 \). This operating point determines the converter’s minimum power and critical load at a fixed frequency \( f_S \).

Substitution of (24) into (25) yields

\[
2(n - 1)(n + 1)CfSU_{in}^2 \leq P \leq 2n(n + 1)CfSU_{in}^2. \quad (26)
\]

Hence

\[
P_{\text{min}} = \frac{n - 1}{n}P_{\text{max}}. \quad (27)
\]

For example, in the case of \( P_{\text{max}} = 500 \text{ kW} \), \( P_{\text{min}} \) equals 375 kW for \( n = 4 \) and only 450 kW for \( n = 10 \). Therefore, at a fixed switching frequency \( f_S \), the range of the converter’s output power is narrow, especially for high \( n \).

In the case of resistive load, \( P_{\text{min}} \) occurs at critical load

\[
R_{\text{out,crit}} = \frac{n + 1}{2(n - 1)CfS}. \quad (28)
\]

For \( R_{\text{out}} > R_{\text{out,crit}} \), the initial voltage \( U_{01} > U_{in} \). The output voltage and power are given by

\[
U_{\text{out}} = nU_{in} + U_{01} \quad (29)
\]

\[
P = 2(n - 1)CfSU_{in}(nU_{in} + U_{01}) \quad (30)
\]

and they are both higher than those at \( P_{\text{out}} < P_{\text{out,crit}} \).

To conclude, at fixed values of \( n, U_{in}, C \) and \( f_S \), the converter cannot operate with power less than \( P_{\text{min}} \) given by (27). A simple way to control power in a wide range is variation of frequency \( f_S \) to obtain \( P < P_{\text{min}} \) (27), e. g., by appropriate increasing time \( t_d \), so as to maintain \( U_{01} = U_{in} \). Substitution of \( U_{01} = U_{in} \) into (22) yields

\[
P = 2(n - 1)(n + 1)CfSU_{in}^2. \quad (31)
\]

Therefore, the converter power is proportional to the switching frequency \( f_S \).

Figures 25 and 26 show some parameters of the converter as a function of input power \( P_{in} \) in the range from 0 to \( P_{\text{max}} \). At lower power, \( U_{01} = U_{in} \), and \( U_{cm} \) and the current amplitudes increase with rising power, and the efficiency slightly decreases.

Another possibility of power control can be using a special control system. Based on the measurements of the switched
capacitor and the output capacitor voltages, it will determine the required number of pulses \( n \) and the times of firing the thyristors. Moreover, the system can be designed to control the converter’s output voltage in a wide range. These tasks are intended to be addressed in future research.

6. Conclusions

The family of switched capacitor high power converters is presented and analyzed in the paper. All the converters operate in the ZCS mode; thus, they can achieve high efficiency. From the comparison it follows that the switched capacitor voltage multiplier can operate with high power, high voltage and high currents by the application of thyristors as active switches. Results demonstrating the selection of passive components as well as efficiency and stresses on the switches show that the converter is feasible as a high power converter.

The paper presents also some optimized topologies of the SCVM demonstrating the differences in concept of operation and design requirements in relation to the SCVM. The presented results show that optimizing the converter towards the reduction of the number of switches affects the operational parameters and sizing of the passive components. The application of thyristor technology makes it possible to create other, original topologies of the DC-DC converters, which is demonstrated based on FBVM converter. The presented analysis and results show that the converter assures high voltage gain under the high power conversion capability. A suitable, but not complicated, control is necessary in this case.

The paper shows the differences between the topologies, which can be a basis for the selection of the converter for a particular application. From the presented content, it also follows that the converters need further research on topologies, control, practical realization and implementation.

References


Table 2. Comparison of selected parameters of discussed converters

<table>
<thead>
<tr>
<th>The characteristic</th>
<th>SCVM</th>
<th>R SCVM</th>
<th>HFR SCVM</th>
<th>FBVM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of switches and diodes</td>
<td>8/5</td>
<td>8/1</td>
<td>10/1</td>
<td>6/0</td>
</tr>
<tr>
<td>Efficiency</td>
<td>High</td>
<td>High</td>
<td>High</td>
<td>High</td>
</tr>
<tr>
<td>Ripple of the output voltage</td>
<td>Lower</td>
<td>Higher</td>
<td>Medium</td>
<td>Higher</td>
</tr>
<tr>
<td>Maximum voltage stresses on switches</td>
<td>( U_{out} )</td>
<td>( U_{out} )</td>
<td>( U_{out} )</td>
<td>( U_{out} )</td>
</tr>
</tbody>
</table>

Fig. 26. Mean value of input current \( I_{inA} \), peak value of current \( I_{psn} \) charging capacitor \( C \) and peak value of current \( I_{pcD} \) charging the output capacitor \( (a) \) and converter’s efficiency \( (b) \) as a function of input power \( P_{in} \). \( U_{in} = 600 \) V, \( n = 4 \), \( L = 227 \) μH, \( C = 99.2 \) μF.
A family of high-power multilevel switched capacitor-based resonant DC-DC converters – operational parameters...


