PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

Software versus hardware testing of microprocessors

Wybrane pełne teksty z tego czasopisma
Identyfikatory
Warianty tytułu
Języki publikacji
EN
Abstrakty
EN
The paper deals with the problem of developing built-in-self-test (BIST) in microprocessors. We outline classical approaches based on hardware implementations, show their drawbacks and present software implementations, which can increase test effectiveness. Combining these two approaches we describe possibilities of improving test observability using available on-chip mechanisms related to on-line testing and event monitoring. The presented considerations are completed with an original technique based on application driven testing.
Twórcy
autor
autor
  • Institute of Computer Science, Warsaw University of Technology, ul. Nowowiejska 15/19, Warsaw Poland, jss@ii.pw.edu.pl
Bibliografia
  • 1. M. Abramovici, M. Breuer, A. D. Friedman: Digital system testing and testable design, Computer Science Press, 1996.
  • 2. P. Bernardi, et al.: An effective technique for minimising the cost of processor software based diagnosis in SoCs, IEEE DATE Conference, 2006, pp. 412-417.
  • 3. P. Bernardi, et al.: On the automatic generation of test programs for path delay faults in microprocessor cores, 12th IEEE European Test Symp. 2007, pp. 179-184.
  • 4. L. Chen, S. Ravi, A. Raghunathan, S. Dey: A scalable software based self-test methodology for programmable processors, IEEE DAC Conference, 2003, pp. 548-553.
  • 5. K. Constantinides, O. Multu, T. Austin, V. Beratcocco: Software based online detection of hardware defects, 40Ih IEEE/ACM Int. Symposium on Microarchitecture, 2007, pp. 97-108.
  • 6. F. Corno, E. Sánchez, M. S. Reorda, G. Squillero: Automatic test program generation: a case study, IEEE Design and Test of Computers 21, 2004, pp. 102-109.
  • 7. P. Gawkowski, M. Ławryńczuk, P. Marusak, P. Tatjewski, J. Sosnowski: Software implementation of explicit DMC algorithm with improved dependability, In T. Sobh et al. (Eds.), Novel Algorithms and Techniques in Telecommunications, Automation and Industrial Electronics, Springer Science+Business Media B.V., 2008, pp. 214-219.
  • 8. S. Gurumurthy, S. Vasudevan, J. A. Abraham: Automated mapping of precomputed module level test sequences to processor instructions, IEEE Int. Test Conference, 2005, paper 12.3.
  • 9. S. Gurumurthy, et al.: Automatic generation of instructions to robustly test delay defects in processors, IEEE European Test Symposium, 2007, pp. 173-178.
  • 10. M. Hatzmibail, M. Psarakis, D. Gizopoulos, A. Paschalis: A methodology for delecting performance faults in microprocessors via performance monitoring hardware, IEEE Int. Test Conference, 2007, paper 29.3.
  • 11. L. K. John, L. Eeckhout, (editors): Performance evaluation and benchmarking, CRC Taylors & Francis, 2006.
  • 12. K. Kambe, M. Inoue, H. Fujiwara: Efficient template generation for instruction-based self-test of processor cores, IEEE Asian Test Conference, 2004, pp. 151-158.
  • 13. N. Kranitis, et al.: Application and analysis of RTL-level software based self-testing for embedded processor cores, IEEE Int. Test Conference, 2003. pp. 715-785.
  • 14. A. Krstic, W. C. Lai, L. Chen, K.-T. Cheng, S. Dey, Embedded software based self-testing of SoC design, IEEE DAC Conference, 2002, pp. 355-359.
  • 15. W. C. Lai, A. Krstic, K.-T. Cheng: Test program synthesis for path delay faults in microprocessor cores, IEEE Int. Test Conference, 2000, pp. 1080-1089.
  • 16. A. Merentitis, G. Theodorou, M. Giorgaras, N. Kranitis: Directed random SBST generation for on-line testing of pipelined processors, IEEE Int. On-Line Testing Symposium, 2008, pp. 273-279.
  • 17. P. Mishra, N. Dutt: Functional coverage driven test generation for validation of pipelined processors, IEEE DATE Conference, 2005, pp. 678-683.
  • 18. A. D. Palma, et al.: Automotive microcontroller end-of-line test via software based methodologies, 8th Int. Workshop on Microprocessor Test and Verification, 2008, pp. 77-82.
  • 19. A. Pascha1is, D. Gizopoulos: Effective software based self-test strategies for on-line periodic testing of embedded processors, IEEE Trans. on CAD, vol. 24, no. 1, 2003, pp. 88-99.
  • 20. M. Psarakis et al.: Systematic software based self test for pipe-lined processors, IEEE DAC Conference, 2006, pp. 393-398.
  • 21. H. Rizk, C. Papachristou, F. Wolff: Designing self test programs for embedded DSP cores, IEEE DATE Conference, 2004, pp. 816-823.
  • 22. A. Sehgal, J. Fitzgerald, J. Rearick: Test cost reduction for the AMD Athlon processor using test partitioning, IEEE Int. Test Conference, 2007, paper 1.3.
  • 23. S. Shamshiri et al.: Instruction level test methodology for CPU core self testing, ACM Trans. on Design Automation, vol. 10, no. 4, 2006. pp. 673-689.
  • 24. V. Singh, M. Inoue, K. K. Saluja, H. Fujiwara, Instruction-based delay fault self-testing of processor cores, IEEE Int. Conf. on VLSI Design, 2004, pp. 933-938.
  • 25. J. Sosnowski: In system testing of cache memories, IEEE Int. Test Conference, 1995, pp. 384-393.
  • 26. J. Sosnowski, A. Kusmierczyk: Pseudorandom testing of microprocessors at instruction/data flow level, The 2nd EDCC Conference, Springer, 1996, pp. 246-263.
  • 27. J. Sosnowski, T. Bech: Extensive testing of floating point unit, Euromicro Conference, IEEE Comp. Society, 2000, pp. 180-187.
  • 28. J. Sosnowski, R. Jurkiewicz, J. Nowicki: Experimental evaluation of CPU performance features, Proc. of EUROMICRO DSD Symposium, IEEE Comp. Soc., 2001, pp. 194-201.
  • 29. J. Sosnowski: Software based self-testing of microprocessors, Journal of System Architecture, 52, 2006, pp. 257-271.
  • 30. J. Sosnowski: Improving software based self-testing for cache memories, 2nd IEEE Int. Designand Test Wokshop, 2007, pp. 49-54.
  • 31. J. Sosnowski: Enhancing software tests for COTS systems, IEEE East-West Desgn and Test Int. Symposium, 2007, pp. 63-68.
  • 32. P. J. Tan et al.: Testing UltraSPARC T1 microprocessor and its challenges, IEEE Int. Test Conference, 2006, paper 16.1.
  • 33. D. Wang, et al.: The design for testability features of a general purpose microprocessor, IEEE Int. Test Conference, 2007, paper 9.2.
  • 34. C. H.-P. Wen et al.: On a software based methodology and its application, IEEE VLSI Test Symposium, 2005, pp. 107-113.
  • 35. A. Wilczyński, J. Sosnowski, P. Gawkowski: Flexible microcontroller simulator for testing purposes, IFAC Workshop PDS 2004, pp. 310-315.
  • 36. J. Zhou, H-J. Wunderlich: Software based self-test of processors under power constraints, IEEE DATE Conference, 2006, pp. 430-435.
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-article-BWA0-0037-0019
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.