PL EN


Preferencje help
Widoczny [Schowaj] Abstrakt
Liczba wyników
Tytuł artykułu

Design of Mealy Finite-state Machines with the Transformation of Object Codes

Treść / Zawartość
Identyfikatory
Warianty tytułu
Języki publikacji
EN
Abstrakty
EN
An optimization method of the logic circuit of a Mealy finite-state machine is proposed. It is based on the transformation of object codes. The objects of the Mealy FSM are internal states and sets of microoperations. The main idea is to express the states as some functions of sets of microoperations (internal states) and tags. The application of this method is connected with the use of a special code converter in the logic circuit of an FSM. An example of application is given. The effectiveness of the proposed method is also studied.
Rocznik
Strony
151--158
Opis fizyczny
Bibliogr. 13 poz., rys., tab., wykr.
Twórcy
  • Institute of Computer Engineering and Electronics, University of Zielona Góra, ul. Podgórna 50, 65–246 Zielona Góra, Poland, a.barkalov@iie.uz.zgora.pl
Bibliografia
  • [1] Ahmed I. and Dhodhi M.K. (2000): State assignment of finite state machines. — IEE Proc. Comp. Digit. Techn., Vol. 147, No. 1, pp. 15–22.
  • [2] Baranov S. (1994): Logic Synthesis for Control Automata. —Boston: Kluwer.
  • [3] Barkalov A.A. and Palagin A.V. (1997): Synthesis of Microprogram Control Units.—Kiev: IC NAS of Ukraine, (in Russian).
  • [4] Barkalov A.A. (2002): Synthesis of Control Units on Programmable Logic Devices. — Donetsk: DNTU, (in Russian).
  • [5] Barkalov A.A. (2003): Synthesis of Operational Devices. —Donetsk: DNTU, (in Russian).
  • [6] De Micheli G. (1994): Synthesis and Optimization of Digital Circuits. —New York: McGraw Hill.
  • [7] Devadas S. and Newton R. (1991): Exact algorithms for output encoding, state assignment, and four-level Boolean optimization. — IEEE Trans. Comp. Aided Design, Vol. 10, No. 1, pp. 13–27.
  • [8] Kania D. (2003): Efficient approach to synthesis of multioutput Boolean functions on PAL-base devices. — IEE Proc. Comp. Digit. Techn., Vol. 150, No. 3, pp. 143–149.
  • [9] Lahtinen V., Kuasilinna K. and Hamalainen T. (2002): Optimizing finite state machine for system-on-chip communication. — Proc. IEEE Int. Symp. Circuits and Systems, Milan, Italy, Vol. 1, pp. 485–488.
  • [10] Novikov G. (1974): About one approach for finite-statemachines research. — Contr. Syst. Mach., No. 2, pp. 70–75, (in Russian).
  • [11] Singh M. and Nowick S.M. (2002). Synthesis for logic initializability of synchronous finite state machines. — IEEE Trans. VLSI Syst., Vol. 24, No. 5, pp. 542–557.
  • [12] Solovjev V.V. (1996): Design of the Functional Units of Digital Systems Using Programmable Logic Devices. — Minsk: Bestprint, (in Russian).
  • [13] Solovjev V.V. (2001): Design of Digital Systems Using the Programmable Logic Integrate Circuits. — Moscow: Hotline–Telecom, (in Russian).
Typ dokumentu
Bibliografia
Identyfikator YADDA
bwmeta1.element.baztech-article-BPZ1-0008-0023
JavaScript jest wyłączony w Twojej przeglądarce internetowej. Włącz go, a następnie odśwież stronę, aby móc w pełni z niej korzystać.